JP4728726B2 - 半導体記憶装置 - Google Patents

半導体記憶装置 Download PDF

Info

Publication number
JP4728726B2
JP4728726B2 JP2005214416A JP2005214416A JP4728726B2 JP 4728726 B2 JP4728726 B2 JP 4728726B2 JP 2005214416 A JP2005214416 A JP 2005214416A JP 2005214416 A JP2005214416 A JP 2005214416A JP 4728726 B2 JP4728726 B2 JP 4728726B2
Authority
JP
Japan
Prior art keywords
cell
data
level
voltage
word line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005214416A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007035124A (ja
Inventor
春希 戸田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2005214416A priority Critical patent/JP4728726B2/ja
Priority to US11/476,023 priority patent/US7369433B2/en
Priority to TW095126551A priority patent/TWI316254B/zh
Priority to KR1020060069188A priority patent/KR100761587B1/ko
Publication of JP2007035124A publication Critical patent/JP2007035124A/ja
Priority to US12/106,919 priority patent/US7561464B2/en
Application granted granted Critical
Publication of JP4728726B2 publication Critical patent/JP4728726B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/3445—Circuits or methods to verify correct erasure of nonvolatile memory cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
    • G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
JP2005214416A 2005-07-25 2005-07-25 半導体記憶装置 Expired - Fee Related JP4728726B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2005214416A JP4728726B2 (ja) 2005-07-25 2005-07-25 半導体記憶装置
US11/476,023 US7369433B2 (en) 2005-07-25 2006-06-28 Semiconductor memory device
TW095126551A TWI316254B (en) 2005-07-25 2006-07-20 Semiconductor memory device and a data read method thereof
KR1020060069188A KR100761587B1 (ko) 2005-07-25 2006-07-24 반도체 기억 장치
US12/106,919 US7561464B2 (en) 2005-07-25 2008-04-21 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005214416A JP4728726B2 (ja) 2005-07-25 2005-07-25 半導体記憶装置

Publications (2)

Publication Number Publication Date
JP2007035124A JP2007035124A (ja) 2007-02-08
JP4728726B2 true JP4728726B2 (ja) 2011-07-20

Family

ID=37678902

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005214416A Expired - Fee Related JP4728726B2 (ja) 2005-07-25 2005-07-25 半導体記憶装置

Country Status (4)

Country Link
US (2) US7369433B2 (ko)
JP (1) JP4728726B2 (ko)
KR (1) KR100761587B1 (ko)
TW (1) TWI316254B (ko)

Families Citing this family (104)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4728726B2 (ja) 2005-07-25 2011-07-20 株式会社東芝 半導体記憶装置
JP4846384B2 (ja) * 2006-02-20 2011-12-28 株式会社東芝 半導体記憶装置
JP4836608B2 (ja) 2006-02-27 2011-12-14 株式会社東芝 半導体記憶装置
CN103258572B (zh) 2006-05-12 2016-12-07 苹果公司 存储设备中的失真估计和消除
US8156403B2 (en) 2006-05-12 2012-04-10 Anobit Technologies Ltd. Combined distortion estimation and error correction coding for memory devices
US8239735B2 (en) 2006-05-12 2012-08-07 Apple Inc. Memory Device with adaptive capacity
JP2007305267A (ja) * 2006-05-15 2007-11-22 Toshiba Corp 半導体記憶装置
JP4810350B2 (ja) * 2006-08-14 2011-11-09 株式会社東芝 半導体記憶装置
WO2008026203A2 (en) 2006-08-27 2008-03-06 Anobit Technologies Estimation of non-linear distortion in memory devices
US7561472B2 (en) * 2006-09-11 2009-07-14 Micron Technology, Inc. NAND architecture memory with voltage sensing
WO2008053472A2 (en) 2006-10-30 2008-05-08 Anobit Technologies Ltd. Reading memory cells using multiple thresholds
US8151163B2 (en) 2006-12-03 2012-04-03 Anobit Technologies Ltd. Automatic defect management in memory devices
US8151166B2 (en) 2007-01-24 2012-04-03 Anobit Technologies Ltd. Reduction of back pattern dependency effects in memory devices
WO2008095294A1 (en) * 2007-02-07 2008-08-14 Mosaid Technologies Incorporated Source side asymmetrical precharge programming scheme
KR100875538B1 (ko) * 2007-02-27 2008-12-26 삼성전자주식회사 불휘발성 메모리 장치 및 그것의 프로그램 및 소거 방법
WO2008111058A2 (en) 2007-03-12 2008-09-18 Anobit Technologies Ltd. Adaptive estimation of memory cell read thresholds
US8001320B2 (en) 2007-04-22 2011-08-16 Anobit Technologies Ltd. Command interface for memory devices
US7577036B2 (en) * 2007-05-02 2009-08-18 Micron Technology, Inc. Non-volatile multilevel memory cells with data read of reference cells
US8234545B2 (en) 2007-05-12 2012-07-31 Apple Inc. Data storage with incremental redundancy
WO2008139441A2 (en) 2007-05-12 2008-11-20 Anobit Technologies Ltd. Memory device with internal signal processing unit
US7643337B2 (en) * 2007-07-17 2010-01-05 Macronix International Co., Ltd. Multi-bit flash memory and reading method thereof
US8259497B2 (en) 2007-08-06 2012-09-04 Apple Inc. Programming schemes for multi-level analog memory cells
JP4510060B2 (ja) * 2007-09-14 2010-07-21 株式会社東芝 不揮発性半導体記憶装置の読み出し／書き込み制御方法
US8174905B2 (en) 2007-09-19 2012-05-08 Anobit Technologies Ltd. Programming orders for reducing distortion in arrays of multi-level analog memory cells
CN101414480B (zh) * 2007-10-19 2011-06-01 财团法人工业技术研究院 相变存储单元控制装置及增加相变存储单元可靠度的方法
WO2009050703A2 (en) 2007-10-19 2009-04-23 Anobit Technologies Data storage in analog memory cell arrays having erase failures
US8000141B1 (en) 2007-10-19 2011-08-16 Anobit Technologies Ltd. Compensation for voltage drifts in analog memory cells
US8068360B2 (en) 2007-10-19 2011-11-29 Anobit Technologies Ltd. Reading analog memory cells using built-in multi-threshold commands
KR101509836B1 (ko) 2007-11-13 2015-04-06 애플 인크. 멀티 유닛 메모리 디바이스에서의 메모리 유닛의 최적화된 선택
US8225181B2 (en) 2007-11-30 2012-07-17 Apple Inc. Efficient re-read operations from memory devices
US8209588B2 (en) 2007-12-12 2012-06-26 Anobit Technologies Ltd. Efficient interference cancellation in analog memory cell arrays
US8085586B2 (en) 2007-12-27 2011-12-27 Anobit Technologies Ltd. Wear level estimation in analog memory cells
US8156398B2 (en) 2008-02-05 2012-04-10 Anobit Technologies Ltd. Parameter estimation based on error correction code parity check equations
US8230300B2 (en) 2008-03-07 2012-07-24 Apple Inc. Efficient readout from analog memory cells using data compression
US8400858B2 (en) 2008-03-18 2013-03-19 Apple Inc. Memory device with reduced sense time readout
US8059457B2 (en) 2008-03-18 2011-11-15 Anobit Technologies Ltd. Memory device with multiple-accuracy read commands
JP2009252264A (ja) * 2008-04-02 2009-10-29 Toshiba Corp 半導体記憶装置およびその駆動方法
US7729166B2 (en) * 2008-07-02 2010-06-01 Mosaid Technologies Incorporated Multiple-bit per cell (MBC) non-volatile memory apparatus and system having polarity control and method of programming same
US7995388B1 (en) * 2008-08-05 2011-08-09 Anobit Technologies Ltd. Data storage using modified voltages
US8949684B1 (en) 2008-09-02 2015-02-03 Apple Inc. Segmented data storage
US8169825B1 (en) 2008-09-02 2012-05-01 Anobit Technologies Ltd. Reliable data storage in analog memory cells subjected to long retention periods
US8000135B1 (en) 2008-09-14 2011-08-16 Anobit Technologies Ltd. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8482978B1 (en) 2008-09-14 2013-07-09 Apple Inc. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8239734B1 (en) 2008-10-15 2012-08-07 Apple Inc. Efficient data storage in storage device arrays
JP5127665B2 (ja) * 2008-10-23 2013-01-23 株式会社東芝 半導体記憶装置
US8261159B1 (en) 2008-10-30 2012-09-04 Apple, Inc. Data scrambling schemes for memory devices
US8208304B2 (en) 2008-11-16 2012-06-26 Anobit Technologies Ltd. Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
US8248831B2 (en) 2008-12-31 2012-08-21 Apple Inc. Rejuvenation of analog memory cells
US8174857B1 (en) 2008-12-31 2012-05-08 Anobit Technologies Ltd. Efficient readout schemes for analog memory cell devices using multiple read threshold sets
US8924661B1 (en) 2009-01-18 2014-12-30 Apple Inc. Memory system including a controller and processors associated with memory devices
KR100996040B1 (ko) * 2009-01-21 2010-11-22 주식회사 하이닉스반도체 불휘발성 메모리 장치의 동작 방법
JP5525164B2 (ja) 2009-02-03 2014-06-18 株式会社東芝 半導体集積回路
US8228701B2 (en) 2009-03-01 2012-07-24 Apple Inc. Selective activation of programming schemes in analog memory cell arrays
JP5197448B2 (ja) * 2009-03-13 2013-05-15 株式会社東芝 抵抗変化メモリ装置
US8259506B1 (en) 2009-03-25 2012-09-04 Apple Inc. Database of memory read thresholds
US8832354B2 (en) 2009-03-25 2014-09-09 Apple Inc. Use of host system resources by memory controller
US8199576B2 (en) 2009-04-08 2012-06-12 Sandisk 3D Llc Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a double-global-bit-line architecture
US8351236B2 (en) 2009-04-08 2013-01-08 Sandisk 3D Llc Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture
US8238157B1 (en) 2009-04-12 2012-08-07 Apple Inc. Selective re-programming of analog memory cells
KR101015758B1 (ko) * 2009-05-29 2011-02-22 주식회사 하이닉스반도체 불휘발성 메모리 장치 및 이를 이용한 프로그램 동작 방법
KR101055568B1 (ko) * 2009-06-17 2011-08-08 한양대학교 산학협력단 플래시 메모리 장치의 센싱 회로 및 플래시 메모리 장치의 센싱 방법
US8479080B1 (en) 2009-07-12 2013-07-02 Apple Inc. Adaptive over-provisioning in memory systems
US8495465B1 (en) 2009-10-15 2013-07-23 Apple Inc. Error correction coding over multiple memory pages
US8677054B1 (en) 2009-12-16 2014-03-18 Apple Inc. Memory management schemes for non-volatile memory devices
US8694814B1 (en) 2010-01-10 2014-04-08 Apple Inc. Reuse of host hibernation storage space by memory controller
US8572311B1 (en) 2010-01-11 2013-10-29 Apple Inc. Redundant data storage in multi-die memory systems
TWI442400B (zh) 2010-02-22 2014-06-21 Acer Inc 記憶體元件之操作方法
JP2011204298A (ja) * 2010-03-24 2011-10-13 Toshiba Corp 不揮発性半導体メモリ
US8432729B2 (en) * 2010-04-13 2013-04-30 Mosaid Technologies Incorporated Phase-change memory with multiple polarity bits having enhanced endurance and error tolerance
US8694853B1 (en) 2010-05-04 2014-04-08 Apple Inc. Read commands for reading interfering memory cells
US8526237B2 (en) 2010-06-08 2013-09-03 Sandisk 3D Llc Non-volatile memory having 3D array of read/write elements and read/write circuits and method thereof
US8547720B2 (en) 2010-06-08 2013-10-01 Sandisk 3D Llc Non-volatile memory having 3D array of read/write elements with efficient decoding of vertical bit lines and word lines
US8572423B1 (en) 2010-06-22 2013-10-29 Apple Inc. Reducing peak current in memory systems
US8595591B1 (en) 2010-07-11 2013-11-26 Apple Inc. Interference-aware assignment of programming levels in analog memory cells
US9104580B1 (en) 2010-07-27 2015-08-11 Apple Inc. Cache memory for hybrid disk drives
US8767459B1 (en) 2010-07-31 2014-07-01 Apple Inc. Data storage in analog memory cells across word lines using a non-integer number of bits per cell
US8856475B1 (en) 2010-08-01 2014-10-07 Apple Inc. Efficient selection of memory blocks for compaction
JP5743790B2 (ja) * 2010-08-06 2015-07-01 株式会社半導体エネルギー研究所 半導体装置
US8694854B1 (en) 2010-08-17 2014-04-08 Apple Inc. Read threshold setting based on soft readout statistics
US9021181B1 (en) 2010-09-27 2015-04-28 Apple Inc. Memory management for unifying memory cell conditions by using maximum time intervals
KR101774471B1 (ko) 2010-11-25 2017-09-05 삼성전자주식회사 불 휘발성 메모리 장치 및 그것의 읽기 방법
KR101155451B1 (ko) * 2011-08-31 2012-06-15 테세라, 인코포레이티드 Ｄｒａｍ 보안 소거
US9153302B2 (en) * 2012-01-31 2015-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Memory and method of operating the same
JP2013218758A (ja) * 2012-04-06 2013-10-24 Genusion:Kk 不揮発性半導体記憶装置
US8811084B2 (en) 2012-08-30 2014-08-19 Micron Technology, Inc. Memory array with power-efficient read architecture
US8861291B2 (en) * 2012-12-12 2014-10-14 Nanya Technology Corporation Memory apparatus and signal delay circuit for generating delayed column select signal
KR102166731B1 (ko) * 2013-05-31 2020-10-16 에스케이하이닉스 주식회사 데이터 전달회로 및 이를 포함하는 메모리
JP5678151B1 (ja) * 2013-09-18 2015-02-25 力晶科技股▲ふん▼有限公司 不揮発性半導体記憶装置とその制御方法
KR102252692B1 (ko) * 2014-07-15 2021-05-17 삼성전자주식회사 누설 전류 감지 장치 및 이를 포함하는 비휘발성 메모리 장치
KR102172869B1 (ko) 2014-08-11 2020-11-03 삼성전자주식회사 기준 전압 발생기를 포함하는 메모리 장치
EP3002760A1 (de) * 2014-09-30 2016-04-06 Anvo-Systems Dresden GmbH Flash-speicheranordnung
US9633710B2 (en) 2015-01-23 2017-04-25 Semiconductor Energy Laboratory Co., Ltd. Method for operating semiconductor device
KR102500222B1 (ko) * 2016-03-28 2023-02-17 에스케이하이닉스 주식회사 데이터 저장 장치 및 그것의 동작 방법
US10090027B2 (en) * 2016-05-25 2018-10-02 Ememory Technology Inc. Memory system with low read power
JP2017216025A (ja) * 2016-05-31 2017-12-07 東芝メモリ株式会社 半導体記憶装置
KR20180047829A (ko) * 2016-11-01 2018-05-10 에스케이하이닉스 주식회사 저항성 메모리 장치
US10586598B2 (en) 2017-09-14 2020-03-10 Silicon Storage Technology, Inc. System and method for implementing inference engine by optimizing programming operation
CN109872740A (zh) * 2017-12-01 2019-06-11 上海磁宇信息科技有限公司 一种使用对称阵列参考单元的mram芯片
US10825489B2 (en) * 2018-08-29 2020-11-03 Texas Instruments Incorporated Latching sense amplifier
KR20200117374A (ko) * 2019-04-04 2020-10-14 에스케이하이닉스 주식회사 비휘발성 메모리 장치, 이의 동작 방법 및 이를 이용하는 시스템
CN110137348B (zh) * 2019-04-11 2023-01-31 上海集成电路研发中心有限公司 一种多路复用多值阻变结构及其形成的神经网络
CN112420119B (zh) * 2020-12-11 2023-05-30 西安紫光国芯半导体有限公司 包含转换模块的存储器以及阵列单元模块
US11556416B2 (en) 2021-05-05 2023-01-17 Apple Inc. Controlling memory readout reliability and throughput by adjusting distance between read thresholds
US11847342B2 (en) 2021-07-28 2023-12-19 Apple Inc. Efficient transfer of hard data and confidence levels in reading a nonvolatile memory

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004319007A (ja) * 2003-04-16 2004-11-11 Toshiba Corp 不揮発性半導体記憶装置及びこれを用いた電子装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5357462A (en) * 1991-09-24 1994-10-18 Kabushiki Kaisha Toshiba Electrically erasable and programmable non-volatile semiconductor memory with automatic write-verify controller
KR0172443B1 (ko) * 1995-09-19 1999-03-30 김광호 비 휘발성 반도체 메모리의 셀 연결방법 및 그에 따른 회로
JPH1011979A (ja) * 1996-06-19 1998-01-16 Sony Corp 半導体不揮発性記憶装置
JP2001093288A (ja) 1999-09-20 2001-04-06 Toshiba Corp 不揮発性半導体記憶装置
KR100388216B1 (ko) * 2000-03-17 2003-06-19 주식회사 하이닉스반도체 멀티레벨을 갖는 플레쉬 메모리 셀로 이루어진 반도체 메모리 장치
JP2003249578A (ja) 2001-09-29 2003-09-05 Toshiba Corp 半導体集積回路装置
KR100487417B1 (ko) * 2001-12-13 2005-05-03 주식회사 하이닉스반도체 불휘발성 강유전체 메모리 장치 및 그를 이용한멀티플-비트 데이타의 라이트 및 리드 방법
US6700820B2 (en) * 2002-01-03 2004-03-02 Intel Corporation Programming non-volatile memory devices
JP2003257191A (ja) 2002-02-28 2003-09-12 Matsushita Electric Ind Co Ltd 半導体記憶装置
JP3920768B2 (ja) 2002-12-26 2007-05-30 株式会社東芝 不揮発性半導体メモリ
JP2005092923A (ja) 2003-09-12 2005-04-07 Renesas Technology Corp 半導体記憶装置
JP4728726B2 (ja) 2005-07-25 2011-07-20 株式会社東芝 半導体記憶装置
JP4791806B2 (ja) * 2005-11-21 2011-10-12 株式会社東芝 半導体記憶装置及びそのデータ書き込み方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004319007A (ja) * 2003-04-16 2004-11-11 Toshiba Corp 不揮発性半導体記憶装置及びこれを用いた電子装置

Also Published As

Publication number Publication date
JP2007035124A (ja) 2007-02-08
US7561464B2 (en) 2009-07-14
US7369433B2 (en) 2008-05-06
KR100761587B1 (ko) 2007-09-27
TW200721177A (en) 2007-06-01
TWI316254B (en) 2009-10-21
KR20070013231A (ko) 2007-01-30
US20070019467A1 (en) 2007-01-25
US20080198654A1 (en) 2008-08-21

Similar Documents

Publication Publication Date Title
JP4728726B2 (ja) 半導体記憶装置
JP4253312B2 (ja) 半導体記憶装置
JP4791806B2 (ja) 半導体記憶装置及びそのデータ書き込み方法
JP4253309B2 (ja) 半導体記憶装置
JP4810350B2 (ja) 半導体記憶装置
JP4113166B2 (ja) 半導体記憶装置
US8189383B2 (en) Page buffer of non-volatile memory device and programming method of non-volatile memory device
JP2007280505A (ja) 半導体記憶装置
JP5196965B2 (ja) 不揮発性半導体記憶装置
KR101967895B1 (ko) 비휘발성 메모리 장치 및 비휘발성 메모리 장치의 구동 방법
JP2001325796A (ja) 不揮発性半導体記憶装置
KR20130034533A (ko) 반도체 메모리 장치 및 이의 동작 방법
JP2006031871A (ja) 半導体記憶装置
JP2008016112A (ja) 半導体記憶装置
KR20140020154A (ko) 반도체 메모리 장치 및 그것의 소거 방법
JP2010129125A (ja) 多値不揮発性半導体メモリ
JP4543055B2 (ja) 不揮発性半導体記憶装置
JP2002133888A (ja) 不揮発性半導体記憶装置
JP4794231B2 (ja) 不揮発性半導体記憶装置
JP4550855B2 (ja) 不揮発性半導体記憶装置
JP4550854B2 (ja) 不揮発性半導体記憶装置
KR20230172293A (ko) 프로그램 동작을 수행하는 반도체 장치 및 그 동작 방법
JP2011198417A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080623

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101228

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110228

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110322

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110415

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140422

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees