TW201209947A - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- TW201209947A TW201209947A TW100142075A TW100142075A TW201209947A TW 201209947 A TW201209947 A TW 201209947A TW 100142075 A TW100142075 A TW 100142075A TW 100142075 A TW100142075 A TW 100142075A TW 201209947 A TW201209947 A TW 201209947A
- Authority
- TW
- Taiwan
- Prior art keywords
- electrode
- wire
- bump
- semiconductor
- wires
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48481—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a ball bond, i.e. ball on pre-ball
- H01L2224/48482—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a ball bond, i.e. ball on pre-ball on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48484—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) being a plurality of pre-balls disposed side-to-side
- H01L2224/48485—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) being a plurality of pre-balls disposed side-to-side the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/48487—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) being a plurality of pre-balls disposed side-to-side the connecting portion being a wedge bond, i.e. wedge on pre-ball outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48499—Material of the auxiliary connecting means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48747—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48817—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48824—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48847—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48991—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on the semiconductor or solid-state body to be connected
- H01L2224/48992—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49112—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4941—Connecting portions the connecting portions being stacked
- H01L2224/49425—Wedge bonds
- H01L2224/49426—Wedge bonds on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4941—Connecting portions the connecting portions being stacked
- H01L2224/49429—Wedge and ball bonds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4945—Wire connectors having connecting portions of different types on the semiconductor or solid-state body, e.g. regular and reverse stitches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/8503—Reshaping, e.g. forming the ball or the wedge of the wire connector
- H01L2224/85035—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball"
- H01L2224/85045—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball" using a corona discharge, e.g. electronic flame off [EFO]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85191—Translational movements connecting first both on and outside the semiconductor or solid-state body, i.e. regular and reverse stitches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85206—Direction of oscillation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01031—Gallium [Ga]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01083—Bismuth [Bi]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20751—Diameter ranges larger or equal to 10 microns less than 20 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20752—Diameter ranges larger or equal to 20 microns less than 30 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20753—Diameter ranges larger or equal to 30 microns less than 40 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
201209947 六、發明說明: 【發明所屬技術領域】 相關申請案之相互參照 本申請案係根據並主張2006年7月27日所申請在先之 曰本專利申請案第2006-205381號的優先權,茲將其完整内 容在此列入參考。 發明領域 本發明係有關半導體元件及其製造方法,更具體地 說’本發明乃關於防止相鄰導線之間互相接觸以增加佈線 設計之彈性的一個半導體元件’以及製造此元件的有效方 法。 L先前技術3 發明背景 傳統上,半導體元件中相鄰電極之間的電氣連接有時 必須將多條導線接至半導體晶片、或半導體構件(例如參看 曰本專利申請案Lai-Open (JP-Α)第04-142073、06-37250、 11-204720 、 2000-114452 、 2000-307057 、 2002-110898 、 2003-243436、以及2003-243442號)上面所形成的_個電極 上。 在此情況下’藉將多條導線、例如兩條導線,接至半 導體晶片上面的一個電極端子’可使半導體晶片達到小型 化,以減少電極端子數目,進而使半導體元件尺寸縮小。 JP-A 第 04-142073 、06-37250 、 11-204720 ' 2000-114452、2000-307057、2002-110898、2003-243436、 201209947 以及2003-243442號揭示了一種半導體元件,其中有多個半 導體晶片堆疊在彼此頂端上面,並以導線互相連接。 這種半導體元件内部具有多個半導體晶片,因此能提 供高性能與多功能性。此外,當半導體元件被裝在一塊主 機板或類似裝置上面時,由於半導體晶片乃堆疊在彼此頂 端上面,因此主機板中能減少半導體元件所佔據之區域。 再者,於這種具有多重半導體晶片之半導體元件中, 其中一個半導體晶片之電極焊墊係利用一條導線接至另一 個半導體晶片之電極焊墊’且其中一個已經接在一起之電 極焊墊更利用另一條導線接至另一個半導體晶片的電極焊 墊、一塊電路板的接合焊墊、或一個導線架的接合引線。 由於避免使用太長的導線,具有這種配置的半導體元 件相較於各半導體晶片之電極焊墊利用不同導線接至電路 板的接合焊墊或導線架的接合引線而言較為有利。太長的 導線會造成難以控制線環穩定成形,因此在佈線時相鄰導 線會互相接觸’意外降低了生產良率。此外,由於線環高 度增加,因此半導體元件無法達到小型化(縮小”再者,導 線容易變形。有鑑於此,當導線必須裝在樹脂内時,流動 的樹脂會使導線互相接觸,導致半導體元件發生故障。 如上所述,前述之配置適合減少半導體元件尺寸,然 而,用以完成此配置的打線方式會導致下述問題。具體而 言 ’ JP-A第04-142073、06-37250及 11-204720號並未揭示特 殊的佈線方式(亦即線環形狀和形成導線之方法),且其在導 線成形時,相鄰導線之間似乎很有可能會接觸。 201209947 JP-Α 第 20〇〇_3〇7〇57 及 2〇〇4221264 號揭示了一種將兩 條導線-第-及第二導線_接至__個電極焊墊的方法。更具體 地說,有-個凸塊預先配置在半導體晶片的一個電極焊墊 上面,而兩條導線將接至該處。第一次接合係在另—個半 導體晶片的電極焊墊上面、—塊電路板的接合焊塾上面、 或-個導線㈣接合H面進行,之後在凸塊上面進行 第二次接合,以形成第一導線。其後,在另一個半導體晶 片的電極焊墊上面、—塊電路板的接合焊墊上面、或—個 導線架的接合引線上面進行第—次接合,接著在 進行第二次接合,以形成第二導線。 通常用於第—次接合的打線接合作業係採用所謂的球 形接合(亦稱之為“釘頭式接合”),其中藉將導線其中一端以 放電火花形成-個球’並透過—個毛細尖管施加負荷及超 音波震動㈣形成的球接至—個t極焊㈣類似物上面。 第二次接合則利用所謂的針腳接合方式完成,其中有一條 導線於毛細尖管頂端(表面)處緊壓著電極焊墊或類似物。然 而此策略之問題在於當第二導線之第二接合端必須在凸塊 上的第一導線第二接合端上面或相鄰位置處形成時毛細 尖管於第二導線之第二次接合中會意外接觸到先前已經形 成之第一導線第二接合端,因而造成第—導線之第二接合 端的連接品質降低。 JP-A 第 2000-114452、2000-307〇57、2002-110898、 2003-243436及2003-243442號亦揭示了將兩條導線接至一 個電極焊墊之方法。 201209947 更具體地說,有一 個電極焊墊上 一凸塊預先配置在半導體晶片的一 半導體晶面’而兩條導線將接至該處。接著在另一個 面、或一個導^極焊墊上面、一塊電路板的接合焊墊上 在凸塊上面進行進行第-次接合,之後 另一個半導許曰°以形成第一導線。其後,在 面、或導線電極焊墊上面、電路板的接合焊墊上 塊上面進=線上面進行第-次接合,接著在凸 第一次接合,存彡A、>Wr 所述,第一A 形成第二導線。請注意,如上 次接合_^合通f採用所謂的球形接合方式,而第二 用所靖的針腳接合方式。 合面3第St作業所形成之線環形狀使其在第-次接 -接合端^ 端住上升,平躺在第二接合面,並朝第 而在第二接人=較因此’線環高度在第一接合面處較高, 樓梯圖案/處類似的環形導線因而連續地形成 :導線必須裝在密封樹脂内時,導線必須配置成使相 互相乂又’視半導體晶片上面的電極焊塾、電路板 定面^接合焊塾、以及導線架上面的接合引線配置情沉而 ^ °這有時會使打線作業變的較困難。此外,幻目鄰導線 相交又會產生一個問題’亦即所形成之半導體元件可能 〇因導線接觸而無法正常運作。舉例而言,如jp_A第 142〇73號之第1A圖中所示’當類似之線環係以樓梯方式 連續成形時,導線交又點處可能會發生短路。 目前尚無技術能於半導體元件中的相鄰電極之間利用 201209947 打線方式連接時,防止導線互相接觸以在佈線設計時具有 更大彈性,因此期待進一步的開發。 本發明的一個目的在於解決前述之傳統問題,並達到 下述目的。 具體而言,本發明之目的在提供一種小型、高性能之 半導體元件,其防止相鄰導線之間互相接觸,以增加佈線 設計之彈性,並提供了用於製造半導體元件的一個有效率 方法。 【發明内容】 發明概要 下文乃解決前述問題之方法: 本發明之半導體元件包括:一塊在其之表面上配置了 一個電極之基板;及一個在其之表面上配置了一個電極且 由基板支撐的第一半導體構件,其中有一條第一導線透過 第一凸塊接至基板及第一半導體構件上方的至少其中一個 電極,而有一條第二導線透過第二凸塊接至第一導線的接 合部分。 在此半導體元件中,第一及第二導線乃接至基板和半 導體構件上方的至少其中一個電極,第一和第二導線之間 則提供了第二凸塊,藉以防止第一導線之接合部分惡化。 此外,可防止相鄰導線互相接觸,特別是在其等係配置成 互相交叉的情況下因接觸而發生短路,藉以增加佈線設計 時的彈性。於是,可達到高密度佈線結果,使形成的半導 體元件具小型化及高性能。 201209947 本發明之半導體元件包括··—個在其之表面上配置了 若干電極的第-半導體構件;及—個在其之表面上配置了 若干電極且由第-半導體構件切的底座,其中有—條第 -導線透過第-凸塊接至配置於底座及第—半導體構件至 少其中-個上面的至少其中一個電極,而有一條第二導線 透過第二凸塊接至第一導線的一個接合部分。 一 同時在此半導體元件中,第-及第二導線乃接至基板 和半導體構件上方的至少其中-個電極,第m線 之間則提供了第二凸塊,藉此不僅防止第—導線之接合部 分惡化,亦防止相鄰導線互相接觸。因此,可於佈線二; 時增加彈性。 本發明之用於製造半導體元件的方法包括:於—基板 上方提供-個半導體構件,半導趙構件在其之表面上配置 了若干電極’基板在其之表面上配置了若干電極;透過第 -凸塊,將第-導線接至配置於基缺半導體構件之至少 其中-個上面的至少其中一個電極;以及透過第二凸塊, 將第二導線接至第一導線的一個接合部分。 在此方法中,首先將表面上具有電極之半導體構件配 置於表面上具有電極的基板上面,接著透 一導線接至基板及半導體構件上面的至少其中—個電極。 於是,可防止祕導線互相躺,以料佈線料時的彈 性。尤其是,在其等係配置成互相交又的情況下,可防止 因相鄰導線之間的接觸而發生短路,因此,可有效率地製 造具有高密度佈線的一個半導體元件。 8 201209947 圖式簡單說明 第1圖繪示了本發明之半導體元件第一範例的—個垂 直橫截面圖。 第2圖繪示了本發明之半導體元件第一範例之變更的 一個垂直橫截面圖。 第3圖繪示了本發明之半導體元件第一範例之另一個 變更的一個垂直橫截面圖。 第4圖繪示了本發明之半導體元件第二範例的一個垂 直橫戴面圖。 第5圖繪示了本發明之半導體元件第三範例的—個垂 直橫截面圖。 第6圖繪示了本發明之半導體元件第四範例的一個垂 直橫截面圖。 第7圖繪示了本發明之半導體元件第五範例的一個垂 直橫截面圖。 第8圖繪示了本發明之半導體元件第五範例之變更的 一個垂直橫截面圖。 第9圖%示了本發明之半導體元件第六範例的一個垂 直橫截面圖。 第10圖績示了本發明之半導體元件第七範例的一個垂 直橫截面圖。 第11圖%示了本發明之半導體元件第八範例的一個垂 直橫截面圖。 第12A圖繪示了在本發明之用於製造半導體元件的一 201209947 個方法中,於電極上面形成第一凸塊之第一步驟的一個橫 截面圖。 ^ 第12B圖繪示了在本發明之用於製造半導體元件的方 法中,於電極上面形成第一凸塊之第二步驟的一個橫截面 圖。 第12C圖繪示了在本發明之用於製造半導體元件的方 法中,於電極上面形成第一凸塊之第三步驟的一個橫截面 圖。 第13A圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第一步驟的一個橫截面圖。 第13B圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第二步驟的一個橫截面圖。 第13C圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第三步驟的一個橫截面圖。 第13D圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第四步驟的一個橫截面圖。 第13E圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第五步驟的一個橫截面圖。 第13F圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第六步驟的一個橫截面圖。 第14A圖繪示了在本發明之用於製造半導體元件的方 法中,於針腳接合部分上面形成第二凸塊之第一步驟的一 個橫截面圖。 第14B圖繪示了在本發明之用於製造半導體元件的方 10 201209947 法中,於針腳接合部分上面形成第二凸塊之第二步驟的一 個橫截面圖。 第14C圖繪示了在本發明之用於製造半導體元件的方 法中,於針腳接合部分上面形成第二凸塊之第三步驟的一 個橫截面圖。 第15A圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第一步驟的一個橫截面圖。 第15B圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第二步驟的一個橫截面圖。 第15C圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第三步驟的一個橫截面圖。 第15D圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第四步驟的一個橫截面圖。 第15E圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第五步驟的一個橫截面圖。 第15F圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第六步驟的一個橫截面圖。 第16A圖繪示了佈線設計的一個範例。 第16B圖為第16A圖中繪示之佈線設計的上視圖及側 視圖,其中有若干條導線根據本發明而連接。 第16C圖為上視圖及側視圖,每個均繪示了第16A圖繪 示之佈線設計中所發生的一個問題,其中導線並未根據本 發明而連接。 第16D圖為上視圖及側視圖,每個均繪示了第16A圖繪 11 201209947 示之佈線設計中所發生的一個問題,其中導線並未根據本 發明而連接。 第17A圖續示了佈線設§十的另一個範例。 第17B圖為第ΠΑ圖中繪示之佈線設計的上視圖及側 視圖,其中有若干條導線根據本發明而連接。 第17C圖為側視圖,其繪示了第17A圖繪示之佈線設計 中所發生的一個問題’其中導線並未根據本發明而連接。 第17D圖為側視圖,其繪示了第17A圖繪示之佈線設計中所 發生的一個問題’其中導線並未根據本發明而連接。
I[實施方式;J 較佳實施例之詳細說明 下文將參看諸項範例,詳細說明本發明之半導體元件 及其製造方法’然而不應將其解釋為對本發明之限制。 (範例1) 第1圖繪示了本發明之半導體元件的第一個範例。 此範例之半導體元件1〇〇乃所謂的球柵陣列(BGA)半 導體元件。
此半導體元件100具有兩個堆疊之半導體晶片(半導體 構件)11A及11B,配置在一塊基板上表面;半導體晶片11A 利用接合劑12A接至基板,而半導體晶片UB利用接合劑 12B接至半導體晶片11A。 此多晶片堆疊封裝件係使半導體元件藉由使用不同半 導體晶片而提供多重功能,並增加記憶體儲存空間而達到 高性能。 12 201209947 電極(亦稱之為“電極焊墊”)21係利用所謂的光蝕刻 法選擇性電鍍法或類似方法形成,並選擇性地配置在基 板ίο上表面上方靠近半導體晶片na位置處。半導體晶片 11A的上表面上方亦配置了多個利用所謂之晶圓製程所形 成的電極(電極焊塾)22,半導體晶片表面則配置了一個電 路。同樣地,半導體晶片11B的上表面上方亦配置了多個利 用所謂之晶圓製程所形成的電極(電極焊墊)23,半導體晶片 表面則配置了一個電路。 基板10上面的電極21和半導體晶片11A上面的電極22 係利用一條接合導線41(連接線、連接導線;下文稱之為“導 線”)接在一起。半導體晶片11A上面的電極22和半導體晶片 11B上面的電極23則利用一條導線42接在一起。 基板10上表面與半導體晶片11A及11B係以密封樹脂 13予以密封’而將導線41及42封裝在其内。基板10另一面 (下表面)配置了多個錫球,做為外部連接端子14。 於第1圖中應該注意的是,雖然此圖中僅繪示其中一個 電極21、22及23,基板10與半導體晶片ha及11B上面當然 形成了多個電極,原因在於半導體元件係從和半導體晶片 11A及11B堆疊之方向垂直的方向觀測。 在此範例中,有兩條導線接至半導體晶片11A上面的電 極22。 例示之電極22顯示了有一個或更多個電極在半導體晶 片11A上面形成’並與半導體晶11B上面的電極23接收相同 之電壓或電氣訊號。 13 201209947 有一個凸塊31在半導體晶片11A上之電極22上面形成。 導線41其中一端可做成球形部分B,並利用所謂的球形 接合方式接至基板10上面的電極21,而另一端利用所謂的 針腳接合方式接至半導體晶片UA上之電極22上面所形成 的凸塊31。 此範例之獨特配置方式在於導線41的針腳接合部分3 上面提供了一個凸塊32。 導線4 2其中一端可做成球形部分B,並利用所謂的球形 接合方式接至半導體晶11B上面的電極23,而另一端利用所 謂的針腳接合方式接至凸塊32。 更具體地說,於半導體晶11A上面的電極22處,導線41 係以針腳接合方式接至電極22上面所形成的凸塊31,凸塊 32則於導線41之針腳接合部分S上面形成,而導線42以針腳 接合方式接至凸塊32。導線41及42之針腳接合部分S乃堆疊 在半導體晶片11A上面的電極22上方,並透過凸塊32接在一 起。 請注意,導線41及42之連接順序並不限於上面所述, 當然亦可將導線42接至凸塊31 ’而使凸塊31成為最後的針 腳接合部分S,並將導線41接至凸塊32。 在此配置中,基板10係由有機絕緣材料製成,例如玻 璃環氧基樹脂、玻璃BT或聚醯亞胺;或者由無機絕緣材料 製成,例如陶瓷或玻璃。有一個以銅或類似材料製成的互 連層配置在基板10表面上或内部,若有需要,此互連層可 堆疊在彼此上面,其間***一個絕緣層,藉使基板1〇具有 201209947 所謂的多層互連結構。 電極21亦由和互連層相同之材料製成。 配置在半導體晶片11A上面的電極22與配置在半導體 晶片11B上面的電極23亦稱為電極焊墊,其等係於所謂的晶 圓製程中,將紐⑽合金或銅(Cu)合金加工而成。 曰 半導體晶片11A及11B係由石夕(Si)或石申化鎵(GaAs)這種 半導體材料製成,並透過所謂的晶圓製程,於其之其中— 個表面上形成一個包含主動元件及被動元件的電路。電極 22及23乃分別配置於半導體晶片11A及11B上面,而在其表 面上提供了一個絕緣層或多層互連層,其中該表面上形成 了電路。主動元件、被動元件和電極分別與互連層接在一 起。 由金(Au)、鋁(A1)、銅(Cu)或其之合金製成的線性材料 乃用作導線41及42材料,並在其之中選擇大約18//111至3〇 // m的直徑。 與製作導線41及42類似之材料乃用於凸塊31及32上, 而其製作方法可採用所謂的球形接合法。 至於接合劑12A及12B,可使用絕緣性樹脂接合劑,例 如環氧基樹脂接合劑、聚醯亞胺樹脂接合劑、以及丙烯酸 樹脂接合劑。 環氧基樹脂可用於密封樹脂13。 如上所述,在此範例1中’利用所謂的針腳接合法將每 條導線接至必須連接多條導線之電極22。 此配置可減少由連接導線(導線41及42)繞在電極22上 15 201209947 所形成之線環高度。 有鑑於此,可於導線41及42上方配置另一條導線,並 不會增加其線環高度而超過要求,於是增加了佈線之彈 性。此亦降低了密封樹脂13的高度(厚度),因此能使半導體 元件達到小型化。 此外,於將導線41接至電極22時,凸塊31乃配置在電 極22上面,而導線41利用針腳接合方式接至凸塊31,之後 將凸塊32配置在含有導線41之針腳接合部分S的凸塊31上 方0 利用這種將凸塊32堆疊在凸塊31之配置,可強化凸塊 31與導線41之間的連接。 此外’當導線42被接至電極22時,凸塊32乃配置在含 有導線41之針腳接合部分s的凸塊31上方,而導線42利用針 腳接合方式接至凸塊32。 因此’導線42之針腳接合部分S與導線41之針腳接合部 分S分開’藉以將導線42接至凸塊32而不會影響導線41之針 腳接合部分S。 再者,此處凸塊32之存在增加了導線42能夠延伸以進 行接合的方向數目,因此,導線41及42延伸以進行接合的 方向並不會受到任何限制。 (範例1之第一變更) 範例1之半導體元件1〇〇可做下列變更。 即言之’可採用所謂的一個導線架結構取代基板1〇。
在一個半導體元件15〇中,導線架15的一個晶粒座15A 201209947 上面堆疊了半導體晶片11A及11B。 導線架15之晶粒座15A、内引線15B以及半導體晶片 11A及11B係以密封樹脂13予以密封,而將導線41及42封 裝。 在此配置中,導線41其中一端可做成球形部分B,並利 用所謂的球形接合方式接至導線架15的内引線15B,另_端 則利用針腳接合方式接至配置於半導體晶片11A上之電極 22上面的一個凸塊31。 接著將凸塊32配置在導線41的針腳接合部分5上面。 導線4 2其中一端亦可做成球形部分B,並利用所謂的球 形接合方式接至半導體晶片11B上面的電極23,另一端則利 用針腳接合方式接至凸塊32。 此配置亦可提供和範例1中所述類似之效果。 (範例1之第二變更) 第3圖繪示了一個半導體元件配置方式,其中兩條導線 (亦即導線41及42)係以和範例1之半導體元件1〇〇中連接順 序相反的順序接至電極22。 更具體地說,配置在半導體晶片11A上面的電極22先以 導線42接至半導體晶片11B上面的電極23,之後,利用導線 41將基板10上面的電極21接至半導體晶片11A上面的電極 22。 在此程序中,導線42另一端先以針腳接合方式接至電 極22上面的凸塊31,凸塊32則配置在所形成的針腳接合部 分S上面,而導線41另一端以針腳接合方式接至凸塊32» 17 201209947 導線42其中一端係利用球形接合方式接至配置於半導 體晶片11B上面的電極23,導線41其中一端則利用球形接合 方式接至配置於基板1〇上面的電極21。 此程序亦可提供和範例1中所述類似之效果。 請注意’第3圖及隨後之諸幅附圖中,省略了對密封樹 脂13與作為外部連接端子14之例示和說明。 (範例2) 第4圖繪示了本發明之半導體元件的第二個範例。 除了在凸塊31與32之間堆疊了兩個凸塊33之外,此範 例之半導體元件200與範例1之第二變更中的半導體元件並 無二致。 藉由在凸塊31與32之間提供這種額外的凸塊33,可增 加導線41與42之間的距離,使導線41之針腳接合更牢固, 而不會影響導線42。 此外’凸塊33之提供增加了導線μ於電極22處之針腳 接合部分S高度,因而增加了導線41之線環高度。 因此能在成圈的導線42下方提供額外之導線(未示 出),並增加佈線設計中的彈性。 雖然此特殊範例中的凸塊33數目、或凸塊33夾台數目 為2,其數目並不特別限於2,毫無疑問地,此數目可以是1 或3或者更多。 即使對範例1之半導體元件配置而言,當然亦能視需要 在導線41之針腳接合部分5上面提供凸塊33。 (範例3) 18 201209947 第5圖繪示了本發明之半導體元件的第三個範例。 在此範例之半導體元件3〇〇中,有一個額外之凸塊料 配置在已洲針腳接合方式接至凸塊32之導線42的針腳接 合部分S上面,凸塊32係配置在電極22處之凸塊31上方。 於導線42之針腳接合部分5上面提供額外的凸塊料能 使針腳接合部分S牢牢地固定在凸塊32上。 此外,亦可將一條額外的導線接至凸塊34,藉以增加 設計彈性。 (範例4) 第6圖繪示了本發明之半導體元件的第四個範例。 在此範例之半導體元件4〇〇中,有兩個電極21A及22B 選擇性地配置在基板ίο的上表面上方,並分別利用導線4lA 及41B接至配置於半導體晶片HA上面的電極22。 此外,位於半導體晶片11A上之半導體晶片UB上面的 一個電極23係利用導線42接至半導體晶片丨1A之電極22。 更具體地說,在半導體元件4〇〇中有三條導線接至一個 電極22。 欲完成此配置,導線41A其中一端需具有球形部分B, 並利用所謂的球形接合方式接至基板1〇上面的電極21A,另 一端則利用所謂的針腳接合方式接至半導體晶片i 1A之電 極22上面所形成的一個凸塊31。 接著將一個凸塊32配置在導線41 a的針腳接合部分S 上面。 導線42其中一端亦可做成球形部分b,並利用所謂的球 19 201209947 形接合方式接至半導體晶片11B上面的電極23,另一端則利 用針腳接合方式接至凸塊32。 接著將凸塊34配置在導線41B的針腳接合部分5上面。 再者,導線41B其中一端亦可做成球形部分B,並利用 所謂的球形接合方式接至基板1 〇上面的電極2ib,另一端則 利用針腳接合方式接至凸塊34 » 於範例4中,當有多條導線必須接至一個電極(電極22) 時,導線之相鄰接合部分之間配置了一個凸塊,藉使導線 能接在一起而不會影響其接合部分,因此增加了佈線設計 中的彈性。 若要增加用於半導體晶片11A及11B之電源,可令配置 在基板10上面的電極21A及21B作為此範例之佈線中的電 源端子,以提供具有增強型電源的一個半導體元件。 (範例5) 第7圖繪示了本發明之半導體元件的第五個範例。 在此範例之半導體元件500中,半導體晶片11B係配置 在半導體晶片11A上面遠離半導體晶片11A之電極22的一 個位置處’並有一個繼電器構件5 0置於半導體晶片11B與電 極22之間。繼電器構件50係以接合劑12固定於半導體晶片 11A 上。 繼電器構件50含有一個選擇性地配置在其底座51上面 的繼電H電極52 ’該底座係由板狀半導體構件或板狀絕緣 構件形成。有—個凸塊31配置在電極52上面。
在這種含有繼電器構件50的配置中,半導體晶片11A 20 201209947 上面的電極22與繼電器構件50上面的電極52係利用一條導 線41接在一起’繼電器構件50上面的電極52與半導體晶片 11B上面的電極23則利用導線接在一起。 在此例中,導線41其中一端可做成球形部分B,成利用 所謂的球形接合方式接至半導體晶11A上面的電極22,而另 一端利用針腳接合方式接至繼電器構件50之電極52上面的 凸塊31。 接著將凸塊32配置在導線41的針腳接合部分s上面。 導線42其中一端可做成球形部分B,並利用所謂的球形 接合方式接至半導體晶11B上面的電極23,而另一端利用針 腳接合方式接至凸塊32。 請注意,導線41及42之連接順序並不限於上面所述, 當然可將導線42另一端(端子)接至凸塊31,而使凸塊32成為 最後的針腳接合部分s ’接著將另一端接至凸塊32。 在此範例中’繼電器構件50係由石夕(Si)、玻璃環氧基樹 脂、玻璃BT或聚醯亞胺製成。當以石夕製作繼電器構件5〇時, 所謂的晶®製㈣驗半導體晶片上,以切基板上面形 成具高精密度的小型電極(電極焊塾)。 在此例中’繼電器構件5 〇可利用與半導體晶片i】B使用 之類似設備加以製造。 繼電器構件50最好和半導體晶片UB一樣厚,舉例而 言,繼電器構件50之厚度最好為5〇//m到·㈣。 此外,可視需要在繼電器構件5〇上面提 亦可提供互連層將電極彼鱗接。 固電極 21 201209947 如上所述’於範例5中,表面上具有電極52之繼電器構 件50乃配置於半導體晶片11A上面,於是繼電器構件5〇控制 了半導體晶片11A與11B之間導線。 因此能增加佈線設計時的彈性。 此外’半導體晶片11A上面的電極22與半導體晶片11B 上面的電極23可利用兩條短導線而非單條長導線連接在一 起。有鑑於此,可避免因長導線之線環變形而使相鄰導線 之間接觸’因此亦能避免因導線接觸而造成短路。 (範例5之變更) 範例5的半導體元件5〇〇可做下列變更。 亦即如第8圖中所示,繼電器構件5〇可做成具有大面積 的板狀結構’並***半導體晶片11A與11B之間。 在這種半導體元件550中,半導體晶片11A、板狀繼電 器構件50、以及半導體晶片iiB乃分別以接合劑12Α、12β、 及12C相繼堆疊於基板ι〇的上表面上方。 在此配置中,繼電器構件5〇上面的電極52係配置在使 來自半導體晶片11A及11B上方之電極的導線能接至電極 52的一個位置處,舉例而言,選擇電極52之位置使其和半 導體晶片11A及11B上方的電極距離相等。 此配置亦可提供和範例5中所述類似之效果,且導線可 由繼電器構件50控制,因此,可增加佈線設計時的彈性並 防止短路。 在此變更中應s亥注意的是,將導線41及42接至繼電器 構件50上面之電極52的順序係與第3圖中所示配置相同(範 22 201209947 例1之第二變更)。 更具體地說,當利用導線42將配置在半導體11B上面之 電極23接至繼fit料耻φ之電極卿,將凸塊Μ配置 在導線42的針腳接合部分8上面,而自半導體11Α上面之電 極22延伸的導線41末端則利用針腳接合方式接至凸塊32。 當然亦可先接導線41再接導線42。 (範例6) 第9圖繪示了本發明之半導體元件的第六個範例。 在此範例之半導體%件_中,有三個半導體晶片 11Α、11Β及11C(半導體元件)分別利用接合劑以、⑽及 12C堆疊在基板1〇的上表面上方。 電極21乃選擇性地配置在基板10的上表面上方靠近半 導體晶片11Α處’有多根透過所謂晶圓製程而形成的電極 (電極焊墊)22配置在半導體晶片11Α上表面上方,該表面則 提供了一個電路。同樣地,有多根透過所謂晶圓製程而形 成的電極(電極焊墊)23及24分別配置在每個半導體晶片 11Β及11C上表面上方。 基板10上面之電極21和半導體晶片UA上面之電極22 係以導線41接在一起,而半導體晶片11Α上面之電極22與半 導體晶片11Β上面之電極23以導線42接在一起。再者,半導 體晶片11Β上面之電極23與半導體晶片lie上面之電極24係 以導線43接在一起6 於第9圖中應該注意的是,雖然此圖中僅繪示其中一個 電極21、22及23,基板10與半導體晶片11A、11B及11C上 23 201209947 面當然形成了多個電極,原因在於半導體元件係從和半導 體晶片11A、11B及11C堆疊之方向垂直的一個方向觀測。 有一個凸塊31a配置在半導體晶片UA的電極22上面, 並有一個凸塊31b配置在半導體晶片11B的電極23上面。 導線41其中一端可做成球形部分B,並利用所謂的球形 接合方式接至基板10上面的電極21,而另一端利用所謂的 針腳接合方式接至半導體晶片11A之電極22上面所形成的 凸塊31 a。 導線42其中一端可做成球形部分B,並利用所謂的球形 接合方式接至電極22上面的凸塊3ia,凸塊31a則包含了導 線41之針腳接合部分^導線42另一端利用所謂的針腳接合 方式接至半導體晶片11B之電極23上面所形成的凸塊3ib。 此外,有一個凸塊32配置在導線42之針腳接合部分5 上面。 同時,導線43其中一端亦可做成球形部分B,並利用球 形接合方式接至半導體晶片11C上面的電極24,另一端則利 用所謂的針腳接合方式接至半導體晶片11B之電極23上面 所形成的凸塊32。 如上所述,於範例6中,凸塊31a乃配置在半導體晶片 11A之電極22上面,而導線41以針腳接合方式接至凸塊 31a ’導線42其中一端則利用球形接合方式接至針腳接合部 分S。 半導體晶片11B上面的電極乃充作連接半導體晶片 11A與11C之導線的繼電器。 24 201209947 因此,於利用導線連接多個半導體晶片時,可擴大佈 線設計之選擇範圍。 (範例7) 第10圖繪示了本發明之半導體元件的第七個範例。 於此範例之半導體元件700中,半導體晶片(半導體元 件)11A係利用接合劑12A固定在基板10的上表面。 電極乃選擇性地配置在基板1〇的上表面上方靠近半導 體晶片11A處’並有多根電極(電極焊墊)22配置在半導體晶 片11A上表面上方,該表面則提供了一個電路。由配置在基 板10上方之電極選出的電極21A及21B分別透過導線41A及 416接至半導體晶片11A上面的電極22。 有個凸塊31配置在半導體晶片11A之電極22上面。 在此配置中,導線41A其中一端可做成球形部分b,並 利用所明的球形接合方式接至基板10的電極21A,而另一端 片11A之電極22上 斜卿接合方式接至配置於半導體晶 面的凸灿。 32„接著在 導線41A之針腳接合部分S上面配置一個凸塊 球〒2時’導線41B其中一端亦可做成球形部分B,並利用 人 S方式接至基板10的電極21B,另一端則利用針腳接 。方式拯至凸塊32。 當蕾 時, 電極^稀線方式可從基板10上面所形成之參重電極供電給 ’藉以組成具有增強型電源的一個半導體元件。 均電極22做為半導體晶片11A上面的一個電源端子 25 201209947 在此例中,若有需要可容易地增加基板ίο上面的電極 數目,關於此點,先前接至凸塊22之導線的針腳接合部分 上面形成了一個額外之凸塊,然後以針腳接合方式將另一 條導線接至凸塊。 (範例8) 第11圖繪示了本發明之半導體元件的第八個範例。 在此範例之半導體元件800中,有兩個半導體晶片(半 導體元件)11A及11B分別利用接合劑12A及12B堆疊在基板 10的上表面上方。 有多個電極選擇性地配置在基板10的上表面上方靠近 半導體晶片11A處,亦有多個電極配置在每個形成了電路的 半導體晶片11A及11B上表面上方。 電極21A及21B係從配置在基板10上表面上方的電極 中選出’並有一個電極22從配置在半導體晶片1丨八上表面上 方的電極中選出。此外,於配置在半導體晶片11B上表面上 方的電極之中,選擇一個電極23A配置在靠近半導體晶片 11B之中心處,並選擇一個電極23B配置在靠近其邊緣處。 關於此點’基板10上面所選出的電極21A與半導體晶片 11A上面選出的電極22係以導線44連接在一起。 同時’基板10上面選出的電極21B與半導體晶片11B上 面選出的電極23B以導線45連接在一起,而半導體晶片UR 上面選出的電極23A與23B以導線46連接在一起。 接著在電極23上面配置一個凸塊31。 在此配置中,導線44其中一端可做成球形部分B,並利 26 201209947 ,毛接合方式接至半導體晶片na上面的電極22,而另一 用針聊接合方式接至基板10上面的電極21A。 ,同時,導線46其中一端亦可做成球形部分B,並利用球 接&方式接至半導體晶片11B上面的電極23A,電極23A 乃配置在靠近半導體晶片11B中心處。導線46另一端則利用 接s方式接至半導體晶片11B之電極23B上面的凸塊 31 〇 接著在導線46之針腳接合部分S上面配置一個凸塊32。 古同時,導線45其中一端亦可做成球形部分B,並利用所 胃的球形接合方式接至基板1Q上面的電極2ΐβ,另—端則利 用針腳接合方式接至凸塊32。 、應該注意的是’導線44之配置當然、可和範例丨中所述類 似’亦即導線44其中一端可利用球形接合方式接至基板1〇 上面的電極21A’而其另-端可利用針腳接合方式接至半導 體晶片11A的電極22。 此外,導線45之接合係在導線44接合之後。 冨配置在半導體晶片11B上面的電極23A及23B欲做為 共同之電源端子時,此佈線能容易地達到直接供電給配置 在半導體BB片11B之電路中心處的電極23B,因此可穩定半 導體晶片11B之運作。 (範例9) 參看諸幅附圖,藉由說明用於製造前述半導體元件100 之方法,現在將敘述本發明之用於製造半導體元件的方法。 在半導體7L件100中,有兩個半導體構件(半導體晶 27 201209947 片)11八及118分別利用接合劑12八及128相繼堆疊於基板1〇 的上表面上方。 電極(亦稱之為“電極焊墊,,)21係利用所謂的光蝕刻 法、選擇性電鍍法或類似方法形成,並選擇性地配置在基 板10上表面上方靠近半導體晶片11A位置處。半導體晶片 11A的上表面上方亦配置了多個利用所謂之晶圓製程所形 成的電極(電極焊墊)22,晶片表面則提供了一個電路。同樣 地,半導體晶片11B的上表面上方亦配置了多個利用所謂之 晶圓製程所形成的電極(電極焊墊)23。 欲製造這種由一塊基板和若干半導體晶片組成的一個 層壓板,首先將基板1〇置於打線台(未示出)上,其中基板1〇 包含了半導體晶片11A及11B,並分別以各晶片下方所提供 之接合劑12A及12B堆疊於基板上表面上方,之後將半導體 晶片11A及11B和基板10加熱至70oC到200oC。 進行下列程序,利用打線接合方式將基板10上面的電 極與半導體晶片11A及11B接在一起。 利用一根喷燈電極(未示出),以高壓火花將從毛細尖管 61頂端拉出的Au(金)導線尖端熔化,形成一個球形部分 30(見第12A圖)。 接著將球形部分30對接於半導體晶片11A之電極22上 面,之後利用毛細尖管61施壓於球形部分30上,並以垂直 施壓方向的一個方向施以超音波震動,以將球形部分3〇接 至電極22(見第12B圖)。 超音波的使用可藉由除去出現在電極(電極焊墊)22上 28 201209947 面的氧化物薄膜或灰塵,而有效地確保球形部分30能確實 接至電極22。 藉將毛細尖管61對電極22表面垂哀舉起,則金線會斷 裂,而在電極22上面形成一個金凸塊31(見第12(:圖)。 於將毛細尖管61舉起之前或凸塊31形成之後,可將凸 塊31頂端壓平。 於基板10之電極21上方’將毛細尖管61拉出的Au線(導 線41)熔化而形成一個球形部分B(第見第13A圖)。 可使用上述之噴燈電極,以高壓火花形成球狀。 接著將球形部分30對接於電極21上面,之後利用毛細 尖管61施壓於球形部分3〇上,並以垂直施壓方向的一個方 向施以超音波震動,藉以將球形部分3〇接至電極21(見第 13B 圖)。 接著朝垂直電極21表面的一個方向將毛細尖管61舉起 (見第13C圖)。 之後’進一步從毛細尖管61拉出Au導線41,並將毛細 尖管61移至半導體晶片HA之電極22上面所形成的凸塊31 上方’而使導線41接至該處(見第13D圖)。
Au導線41末端緊壓著Au凸塊31,而將Au導線41接至該 處(見第13E圖)。 請注意,由於係將相同金屬材料接在一起,亦即進行 金對金接合,故此處並不需使用超音波震動。 於是,Au導線41末端(端子)以針腳接合方式接至Au凸 塊31,而形成一個針腳接合部分S(見第13F圖)。 29 201209947 其次,與形成Au凸塊31—樣,有—個如凸塊32於包含 了 Au導線41針腳接合部分S之Au凸塊31上面形成。 更具體地說,另一個Au球形部分3〇在從毛細尖管61拉 出之Au導線末端處形成(見第14A圖)。 如上所述,可使用一根噴燈電極,以高壓火花形成球 狀。 如此形成之球形部分30接著對接於具有針腳接合部分 S之Au凸塊31上面,並施加壓力而將其接至AU凸塊31(見第 14B 圖)。 接著舉起毛細尖管61使Au導線斷裂,而在Au凸塊31上 面形成一個Au凸塊32(見第14C圖)。 若有需要可將Au凸塊32頂端壓平。 其次’以一條Au導線42將半導體晶片11B上面的電極 23和半導體晶片11A上面的電極22接在一起。 更具體地說’將毛細尖管61移至電極23上方,並於從 毛細尖管61拉出之Au導線42的末端處形成另一個Au球形 部分S(見第15A圖)。 如此形成之球形部分30接著對接於電極23上面,之後 利用毛細尖管61施壓於球形部分3〇上,並以垂直施壓方向 的一個方向施以超音波震動,以將球形部分30接至電極 23(見第15B圖)。 接著朝垂直電極23表面的一個方向將毛細尖管61舉起 (見第15C圖)。 之後’進一步從毛細尖管61拉出Au導線42,並將毛細 30 201209947 尖管61移至半導體晶片11A之電極22上面所形成的凸塊32 上方,而使導線42接至該處(見第15D圖)。 接著將Au導線42末端緊壓著Au凸塊32,而將Au導線42 以針腳接合方式接至該處(見第15E圖)。 於是,Au導線42末端(端子)以針腳接合方式接至Au凸 塊32’而形成一個針腳接合部分s(見第15f圖)。 以此方式,基板10與半導體晶片11A及11B之電極得以 利用打線接合方式接在一起。 接著以密封樹脂13將所形成之層壓板予以密封,之後 在基板10背面形成錫球14,前述之半導體元件100即以此方 式製成。 利用本發明的這種方法,將凸塊32堆疊於凸塊31上 方,因此導線41位於凸塊31處之針腳接合部分s可藉由凸塊 32而強化。 此外,當導線42必須接至電極22時’導線42之針腳接 合部分S乃透過凸塊32接至電極22,這使導線42之針腳接合 部分S和導線41分開,藉以完成導線42之針腳接合,而不會 干擾導線41。 (範例10) 如上所述,當基板10與+導體晶片UA及11β上面之電 極係以打線接合方式接在-起時,供將其等接在一起之導 線在某些情況下可能會交又。 此範例繪不了含有前述凸境配置的一個佈線方式,該 佈線方式係個涉及科線交又的—個打線接合法進行設 31 201209947 計。 第16A圖繪示了供將配置在基板ι〇與半導體晶片11A 及11B上面之電極接在一起的一個佈線範例,而第MB圖繪 示了這些電極在此佈線設計中以交叉導線接在一起時的狀 態。 於第16B圖中,第16B-i圖為繪示了佈線設計的一個上 視圖’而第16B-ii圖為其從垂直於半導體晶片ha及11B之 堆疊方向(亦即第16 B - i圖之箭頭方向P)觀測的一個側視圖。 如第16A圖中所示,半導體晶片11 a及11B乃相繼堆疊 於基板10之上表面上方。 於配置在基板10上方靠近半導體晶片11A處的多個電 極之中(電極焊墊),例示了電極21A、21B及21C ;於配置在 半導體晶片11A上方的多個電極(電極焊墊)之中,例示了電 極22A及UB ;於配置在半導體晶片11B上方的多個電極(電 極焊墊)之中,例示了電極23A及23B。 半導體晶片11A上面的電極22A及22B位於其邊緣附 近’而半導體晶片11B上面的電極23A及23B位於其邊緣附 近。 基板10上面選出的電極21A與半導體晶片11A上面選 出的電極22B係以一條Au導線101連接在一起,而基板10上 面選出的電極21B與半導體晶片11B上面選出的電極23B以 一條Au導線102連接在一起。 同時,基板10上面選出的電極21C與半導體晶片11A上 面選出的電極22A係以一條Au導線1〇3連接在一起,而半導 32 201209947 體晶片11A上面選出的電極22A與半導體晶片11B上面選出 的電極23A以一條Au導線104連接在一起。 在此佈線中’導線101與基板10上方的導線102及103 父叉,而導線102與半導體晶片11 a上方的導線1〇4交叉,形 成了交叉點XI至X3。 因此,需要提供一個防止這些導線於其交叉點處互相 接觸的佈線設計。 第16B圖繪示了利用本發明之佈線設計與佈線方法,將 第16A圖中繪示之基板1〇與半導體晶片11A及11B上面的電 極接在一起時之狀態。 於例示之實施例中,有兩條導線接至半導體晶片11A 上面的電極22A。 在此配置中,有一個凸塊31配置在半導體晶片11A的電 極22A上面,另一個凸塊31則配置在半導體晶片11B的電極 23B上面。 導線101其中一端可做成球形部分B,並利用球形接合 方式接至半導體晶片11A上面的電極22b,而另一端利用針 腳接合方式接至基板10上面的電極2ia。 導線102其中一端可做成球形部分B ,並利用球形接合 方式接至基板10上面的電極21B,而另一端利用針腳接合方 式接至半導體晶片11B上之電極23B上面的凸塊31。 導線103其中一端可做成球形部分B,並利用球形接合 方式接至基板1〇上面的電極21C’而另一端利用針腳接合方 式接至半導體晶片11A上之電極22A上面的凸塊31。此外, 33 201209947 有一個凸塊32配置在導線103的針腳接合部分s上面。 再者,導線104其中一端亦可做成球形部分b,並利用 球形接合方式接至半導體晶片11B上面的電極23A,另一端 則利用針腳接合方式接至凸塊32,該凸塊32乃配置於半導 體晶片11A上之電極22A上面所形成的凸塊31上面。 如上所述,在此範例中,每條欲接至半導體晶片丨i A 上面之電極22A的導線係利用針腳接合方式連接。 因此能降低靠近電極22A之導線103及104的線環高度。 這使導線103及104之位置能夠遠離電極22A附近之導 線101及102,藉以防止導線於任何交又點XI至X3處互相接 觸而造成短路。 因此能製造一個具有若干條交又導線的半導體元件, 藉使半導體元件之尺寸更小。 下文將敘述第16B圖之導線接至其相對應電極的順序。 首先於半導體晶片11A上之電極22A上面配置一個凸 塊31,並於半導體晶片11B上之電極23B上面配置另一個凸 塊31。 接著利用球形接合方式將導線103其中一端接至基板 10上面的電極21C,另一端則利用針腳接合方式接至半導體 晶片11A上之電極22A上面的凸塊31 »之後,於導線1〇3之 針腳接合部分S上面配置一個凸塊32。 其後,利用球形接合方式將導線101其中一端接至半導 體晶片11A上面的電極22B ’另一端則利用針腳接合方式接 至基板10上面的電極21A。 34 201209947 關於此點,導線101與103的延伸方向並不相同,因此 形成之線環頂端向度亦不同。有鑑於此,必須防止導線101 與103於第16A圖中繪示之交叉點XI處互相接觸。 導線102其中一端接著利用球形接合方式接至基板1〇 上面的電極21B,而另一端利用針腳接合方式接至半導體晶 片11B上面的電極23B。 關於此點,導線101與102的延伸方向亦不相同,因此 形成之線環頂端南度亦不同。有鑑於此,必須防止導線1〇1 與102於第16A圖中繪示之交叉點X2處互相接觸。 導線104其中一端係利用球形接合方式接至半導體晶 片11B上面的電極23A,而另一端利用針腳接合方式接至半 導體晶片11A上之電極22A上面的凸塊32。 於是,導線102與104係朝不同方向延伸,因此形成之 線%·頂端南度不同。有鑑於此’亦必須防止導線1 〇2與104 於第16A圖中繪示之交叉點X3處互相接觸。 也就是說,即使多根電極係以不同高度緊密連接,當 導線互相交叉時,選擇適當的佈線順序將使線環頂端高度 不同,以防止導線互相接觸。 以此方式’亦可防止毛細尖管與導線接觸,因此能有 效率地製造半導體元件。 若不按照本發明的這種佈線程序,將造成導線更有可 能互相接觸,如第16C及16D圖中所示(僅供參考用)。 於第16C圖中,第16C-i圖為%示了佈線設計的一個上 視圖,而第16C-ii圖為其從垂直於半導體晶片ha及11B之 35 201209947 堆疊方向(亦即第16C-i圖之箭頭方向P)觀測的一個側視圖。 於第16D圖中,第16D-i圖為繪示了佈線設計的一個上 視圖,而第16D-ii圖為其從垂直於半導體晶片11A及11B之 堆疊方向(亦即第16D-i圖之箭頭方向P)觀測的一個側視圖。 第16C與16B圖繪示之佈線設計中,導線103延伸以進 行接合之方向並不相同。 也就是說,導線103其中一端係利用球形接合方式接至 半導體晶片11A上之電極22A上面的凸塊31,而另一端利用 針腳接合方式接至基板10上面的電極21C。 有鑑於此,導線101及103朝相同方向延伸,因此所形 成之線環頂端幾乎具有相同高度,意外造成導線101與103 在第16A圖中繪示之交叉點XI處互相接觸。 此外,第16D及16B圖中繪示之佈線設計於導線104延 伸以進行接合之方向並不相同。 也就是說,導線104其中一端利用球形接合方式接至半 導體晶片11A上之電極22A上面的凸塊31,而另一端利用針 腳接合方式接至半導體晶片11B上之電極23A上面的凸塊 31。 有鑑於此,對導線102及104而言,所形成之線環頂端 幾乎具有相同高度,意外造成導線102與104在第16A圖中繪 示之交叉點X3處互相接觸。 請注意’在第16B至16D圖之側視圖中,看似重疊之部 件係以掛弧表示。 (範例11) 36 201209947 如上所述,當基板10與半導體晶片11A及11B上面之電 極係以打線接合方式接在一起時’供將其等接在一起之導 線在某些情況下可能會交又。 此範例繪示了含有前述凸塊配置中、於半導體晶片中 心提供半導體電極的一個佈線方式,該佈線方式係利用涉 及到導線交叉的一個打線接合方法進行設計。 第17A圖繪示了供將基板1〇與半導體晶片11A及11B之 電極接在一起的一個佈線範例,而第17B圖繪示了半導體晶 片11A及11B上面的電極以交又導線接在一起時的狀態。 於第17B圖中,第17B-i圖為繪示了佈線設計的一個上 視圖’而第ΠΒ-ii圖為其從垂直於半導體晶片丨丨八及11B之 堆疊方向(亦即第ΠΒ-i圖之箭頭方向p)觀測的一個侧視圖。 於第17A圖中繪示之配置中,半導體晶片11A上面的電 極22A及22B乃配置於半導體晶片ha邊緣附近,藉使其等 靠近配置在基板10上面的電極21A及21B。 另一方面,半導體晶片11B上面的電極23A及23B則配 置在半導體晶片11B之中心附近。 基板10上面選出的電極21A與半導體晶片HA上面選 出的電極22A係以一條導線ill連接在一起,而半導體晶片 11A上面選出的電極22A與半導體晶片11B上面選出的電極 23B以一條導線112連接在一起。 再者’基板10上面選出的電極21B與半導體晶片11A上 面選出的電極22B以一條導線113連接在一起,而半導體晶 片11A上面選出的電極22B與半導體晶片11β上面選出的電 37 201209947 極23A以一條導線114連接在一起。 第17B圖繪示了利用本發明之佈線設計與佈線方法,將 第17A圖中繪示之基板1〇與半導體晶片ua及11B上面的電 極接在一起時之狀態。 於例示之實施例中,有兩條導線接至半導體晶片11A 上面的各電極22A及22B。 在此配置中’有一個凸塊31同時配置在半導體晶片11A 的電極22A及22B上面,而另一個凸塊31配置在半導體晶片 11B的電極23A上面。 有一個凸塊31配置在半導體晶片^ a的電極22A上 面’而另一個凸塊31配置在半導體晶片11β的電極23B上 導線111其中一端可做成球形部分B,並利用球形接合 方式接至基板10上面的電極21A,而另一端利用針腳接合方 式接至半導體晶片11A上之電極22A上面的凸塊31。 此範例之特色在於凸塊32與電極22A上面之凸塊31處 的導線ill針腳接合部分s之間提供了三個凸塊33。 導線112其中-端可做成球形部分B,並利用球形接合 方式接至半導體晶片nB上面的電極23B,而另—端利用針 腳接合方式接至凸塊32。 ,並利用球形接合 端利用針腳接合方
導線113其中一端可做成球形部分b, 接至基板10上面的電極21B,而另—如 式接至半導體晶片11A上之電極22B上面的凸塊31。 再者’導線U4其中-端可做成球形部分B,並利用球 38 201209947 形接合方式接至凸塊31,該凸塊31包含了導線ii3在電極 22B上面的針腳接合部分S;導線114另一端則利用針腳接合 方式接至凸塊31,該凸塊32乃配置於半導體晶片11B上之電 極23A上面。 如上所述,在此範例中’每個欲接至兩條導線的半導 體晶片11A及11B係利用所g胃的針腳接合方式分別接至導 線111及112。此外,位於電極22A處的凸塊31與32之間提供 了三個凸塊33,因此’導線111及112之接合位置於高度方 向(亦即電極堆疊方向)相隔了較長的一個距離。 於是’導線112可達到更可靠之針腳接合,而不會干擾 導線111。 此外,由於導線112之針腳接合部分S的高度實質上於 半導體晶片11A之電極22A處增加,因此可防止導線112與 半導體晶片11B的邊緣接觸。 再者,由於導線102及104所形成之線環頂端高度不 同,故能防止第圖17A中繪示之交叉點X處發生短路。 因此能製造一個具有若干條交叉導線的半導體元件, 藉使半導體元件之尺寸更小。 其次,下文將敘述第17 B圖中繪示之導線接至其相對應 電極的順序。 首先於半導體晶片11A上之各電極22A及22B上面配置 一個凸塊31,並於半導體晶片11B上之電極23A上面配置另 一個凸塊31。 當利用球形接合方式將導線111其中一端接至基板10 39 201209947 上面的電極21A之後,另一端利用針腳接合方式接至半導體 晶片11A上之電極22A上面的凸塊31。 其後,當利用球形接合方式將導線113其中一端(前端) 接至基板10上面的電極21B之後,其之另一端(末端)利用針 腳接合方式接至半導體晶片11A上之電極22B上面的凸塊 31 ° 請注意,導線111及113可以相反順序連接。 接著在已經接至電極22A上面之凸塊31的導線111針腳 接合部分S上面配置多個凸塊33,本文中,有三個凸塊33 以堆疊方式配置。 接著在已配置於電極22A上之凸塊31上面的凸塊33上 配置一個凸塊32。 關於此點,凸塊32之高度最好大於或等於固定在半導 體晶片11A上之半導體晶片11B的表面高度。 可選擇欲提供之凸塊33數目以滿足上述關係,就高度 而言,凸塊33之配置並不要求凸塊32必須到達半導體晶片 11B的上表面。 接著利用球形接合方式將導線112其中一端接至半導 體晶片11B上面的電極23B,而另一端利用針腳接合方式接 至電極22A上面的凸塊32。 由於導線112係接在電極22A上面更高的一個位置而形 成了凸塊32(及凸塊33),故可防止導線接觸半導體晶片11B 之邊緣。 其後,導線114其中一端係利用球形接合方式接至半導 40 201209947 體晶片11A上面的電極23B,而另一端利用針腳接合方式接 至電極23A上面的凸塊31。 於是,導線112與114係朝不同方向延伸,形成了頂端 高度不同之線環。有鑑於此,可防止導線112與114於第17A 圖中繪示之交叉點X處互相接觸。 也就是說,即使多根電極係以不同高度緊密連接,當 導線互相交叉時,選擇適當的佈線順序將使線環頂端高度 不同,以防止導線互相接觸。 以此方式,亦可防止毛細尖管與導線接觸,因此能有 效率地製造半導體元件。 若不按照本發明的這種佈線程序,將造成導線更有可 能互相接觸,如第17C及17D圖中所示(僅供參考用)。 第17C及17B圖繪示之佈線設計中,導線112延伸以進 行接合之方向並不相同。 也就是說,導線112其中一端係利用球形接合方式接至 半導體晶片11B上之電極23B上面的凸塊31 ’而另一端利用 針腳接合方式接至凸塊31,其中凸塊31包含了導線111的針 腳接合部分S,且此處並未提供凸塊32(及凸塊33)。 此意外造成導線112與半導體晶片11B之邊緣接觸。 同樣地,當半導體晶片11B上面的電極23A與半導體b 曰曰 片11A上之電極22B上面的凸塊31係以導線114接在一起 時,導線114會與半導體晶片11B之邊緣接觸。 第17D及17B圖繪示之佈線設計中,導線112與114延伸 以進行接合之方向並不相同。 41 201209947 也就是說,導線112其中一端係利用球形接合方式接至 凸塊31,其中凸塊31包含了導線111在半導體晶片11A上之 電極22A上面的針腳接合部分S ;其之另一端則利用針腳接 合方式接至半導體晶片11B上之電極23B上面的凸塊31。 同樣地,導線114其中一端利用球形接合方式接至凸塊 31 ’其中凸塊31包含了導線113位在半導體晶片11A上之電 極22B上面的針腳接合部分s ;其之另一端則利用針腳接合 方式接至半導體晶片11B上之電極23A上面的凸塊31。 在這種佈線設計中,導線112及114係朝相同方向延 伸’因此所形成的線環具有相同形狀。 於是’導線112與114於第17A圖中繪示之交叉點X處互 相接觸。 請注意,在第17B至17D圖之側視圖中,看似重疊之部 件係以掛弧表示。 根據本發明,可解決傳統問題並提供—個小型、高性 能之半導體元件,其防止相料線之間互相接觸,以增加 佈線設計時的彈性,並提供製造半導體元件之有效率方法。 本發明之半導體元件係一小型、高性能之半導體元 件,其防止相料狀間互浦觸,以私佈線設計時的 彈性。 根據本發明之用於製造半導體元件的方法,藉使相鄰 導線即使當互相交叉時料會互相賴,可達到高密度佈 線結果,因此能有效率地製造一個小型、高性能之半導體 元件。 42 201209947 【圖式簡單說*明】 第1圖繪示了本發明之半導體元件第一範例的一個垂 直橫截面圖。 第2圖繪示了本發明之半導體元件第一範例之變更的 一個垂直橫截面圖。 第3圖繪示了本發明之半導體元件第一範例之另—個 變更的一個垂直橫截面圖。 第4圖繪示了本發明之半導體元件第二範例的一個垂 直橫截面圖。 第5圖繪示了本發明之半導體元件第三範例的一個垂 直橫截面圖。 第6圖繪示了本發明之半導體元件第四範例的一個垂 直橫截面圖。 第7圖繪示了本發明之半導體元件第五範例的一個垂 直橫截面圖。 第8圖繪示了本發明之半導體元件第五範例之變更的 一個垂直橫截面圖。 第9圖繪示了本發明之半導體元件第六II例的一個垂 直橫截面圖。 $10圖繪示了本發明之半導體元件第七範例的一個垂 直橫截面圖。 $11圖綠示了本發明之半導體元件第人範例的一個垂 直橫截面圖。 第12A圖繪示了在本發明之用於製造半導體元件的一 43 201209947 個方法中,於電極上面形成第一凸塊之第一步驟的一個橫 截面圖。 第12B圖繪示了在本發明之用於製造半導體元件的方 法中,於電極上面形成第一凸塊之第二步驟的一個橫截面 圖。 第12C圖繪示了在本發明之用於製造半導體元件的方 法中,於電極上面形成第一凸塊之第三步驟的一個橫截面 圖。 第13A圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第一步驟的一個橫截面圖。 第13B圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第二步驟的一個橫截面圖。 第13C圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第三步驟的一個橫截面圖。 第13D圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第四步驟的一個橫截面圖。 第13E圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第五步驟的一個橫截面圖。 第13F圖繪示了在本發明之用於製造半導體元件的方 法中,連接第一導線之第六步驟的一個橫截面圖。 第14A圖繪示了在本發明之用於製造半導體元件的方 法中,於針腳接合部分上面形成第二凸塊之第一步驟的一 個橫截面圖。 第14B圖繪示了在本發明之用於製造半導體元件的方 44 201209947 法中,於針腳接合部分上面形成第二凸塊之第二步驟的一 個橫截面圖。 第14C圖繪示了在本發明之用於製造半導體元件的方 法中,於針腳接合部分上面形成第二凸塊之第三步驟的一 個橫截面圖。 第15A圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第一步驟的一個橫截面圖。 第15B圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第二步驟的一個橫截面圖。 第15C圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第三步驟的一個橫截面圖。 第15D圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第四步驟的一個橫截面圖。 第15E圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第五步驟的一個橫截面圖。 第15F圖繪示了在本發明之用於製造半導體元件的方 法中,連接第二導線之第六步驟的一個橫截面圖。 第16A圖繪示了佈線設計的一個範例。 第16B圖為第16A圖中繪示之佈線設計的上視圖及側 視圖,其中有若干條導線根據本發明而連接。 第16C圖為上視圖及側視圖,每個均繪示了第16A圖繪 示之佈線設計中所發生的一個問題,其中導線並未根據本 發明而連接。 第16D圖為上視圖及側視圖,每個均繪示了第16A圖繪 45 201209947 示之佈線設計中所發生的一個問題,其_導線並未根據本 發明而連接。 第17A圖繪示了佈線設計的另一個範例。 第17B圖為第17A圖中繪示之佈線設計的上視圖及側 視圖’其中有若干條導線根據本發明而連接。 第17C圖為側視圖,其繪示了第17A圖繪示之佈線設計 中所發生的一個問題,其中導線並未根據本發明而連接。 第17D圖為側視圖,其繪示了第17A圖繪示之佈線設計 中所發生的一個問題,其中導線並未根據本發明而連接。 【主要元件符號說明】 10.. .基板 11A、11B、11C...晶片 12、12A、12B、12C...接合劑 13…樹脂 14.. .連接端子、錫球 15.. .導線架 15A...晶粒座 15B...内引線 21、21A、21B、21C、22、22A、 22B、23、23A、23B、24 ...電極 30.. .球形部分 31 > 31a > 31b > 32 > 33 ' 34... 凸塊 41、42、41A、41B、43、44、 45、46、、102、103、104、 11 卜 112、113、114…導線 50.·.繼電器構件 51…底座 52...繼電器電極 61…毛細尖管 100、150、200、300、400、500、 550、600、700、800 …半導體元件 46
Claims (1)
- 201209947 七、申請專利範圍: 1. 一種半導體元件,其包括有: 一第一半導體構件,其表面上配置有一電極; 一底座,其表面上配置有一電極且其由該第一半導 5 體構件支撐; 一第一導線,其透過一第一凸塊連接至配置在該底 座上的電極之至少一者;及 一第二導線,其透過一第二凸塊連接至該第一導線 的一接合部分。 10 2.如申請專利範圍第1項之半導體元件,其更包括有: 一第二半導體構件,其係配置在該第一半導體構件 及該底座之中任一者上。 47
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006205381A JP2008034567A (ja) | 2006-07-27 | 2006-07-27 | 半導体装置及びその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201209947A true TW201209947A (en) | 2012-03-01 |
Family
ID=38985354
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW100142075A TW201209947A (en) | 2006-07-27 | 2006-12-11 | Semiconductor device |
TW095146261A TWI369746B (en) | 2006-07-27 | 2006-12-11 | Semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095146261A TWI369746B (en) | 2006-07-27 | 2006-12-11 | Semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (2) | US20080023831A1 (zh) |
JP (1) | JP2008034567A (zh) |
KR (1) | KR100789874B1 (zh) |
CN (1) | CN101114628B (zh) |
TW (2) | TW201209947A (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI567839B (zh) * | 2014-08-27 | 2017-01-21 | 矽品精密工業股份有限公司 | 打線構造及銲線形成方法 |
TWI824375B (zh) * | 2021-08-05 | 2023-12-01 | 群創光電股份有限公司 | 電子裝置及其製造方法 |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5481769B2 (ja) * | 2006-11-22 | 2014-04-23 | 日亜化学工業株式会社 | 半導体装置及びその製造方法 |
TWI326914B (en) * | 2007-03-13 | 2010-07-01 | Siliconware Precision Industries Co Ltd | Multi-chip stack structure and fabrication method thereof |
US7847398B2 (en) * | 2007-08-01 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device having a stacked bump to reduce kirkendall voids and or cracks and method of manufacturing |
EP2133915A1 (de) * | 2008-06-09 | 2009-12-16 | Micronas GmbH | Halbleiteranordnung mit besonders gestalteten Bondleitungen und Verfahren zum Herstellen einer solchen Anordnung |
US7859123B2 (en) * | 2008-09-19 | 2010-12-28 | Great Team Backend Foundry Inc. | Wire bonding structure and manufacturing method thereof |
US8168458B2 (en) * | 2008-12-08 | 2012-05-01 | Stats Chippac, Ltd. | Semiconductor device and method of forming bond wires and stud bumps in recessed region of peripheral area around the device for electrical interconnection to other devices |
JP2010177456A (ja) * | 2009-01-29 | 2010-08-12 | Toshiba Corp | 半導体デバイス |
JP5062283B2 (ja) | 2009-04-30 | 2012-10-31 | 日亜化学工業株式会社 | 半導体装置及びその製造方法 |
CN101924046A (zh) * | 2009-06-16 | 2010-12-22 | 飞思卡尔半导体公司 | 在半导体器件中形成引线键合的方法 |
JP2011054727A (ja) | 2009-09-01 | 2011-03-17 | Oki Semiconductor Co Ltd | 半導体装置、その製造方法、及びワイヤボンディング方法 |
CN102576684B (zh) * | 2009-10-09 | 2015-08-26 | 日亚化学工业株式会社 | 半导体装置及其制造方法 |
US8008785B2 (en) * | 2009-12-22 | 2011-08-30 | Tessera Research Llc | Microelectronic assembly with joined bond elements having lowered inductance |
JP5315268B2 (ja) | 2010-03-10 | 2013-10-16 | ルネサスエレクトロニクス株式会社 | 電子装置 |
TWI409933B (zh) * | 2010-06-15 | 2013-09-21 | Powertech Technology Inc | 晶片堆疊封裝結構及其製法 |
JP2012004464A (ja) * | 2010-06-18 | 2012-01-05 | Toshiba Corp | 半導体装置、半導体装置の製造方法及び半導体装置の製造装置 |
CN102487025B (zh) * | 2010-12-08 | 2016-07-06 | 飞思卡尔半导体公司 | 用于长结合导线的支撑体 |
US9524928B2 (en) | 2010-12-13 | 2016-12-20 | Infineon Technologies Americas Corp. | Power quad flat no-lead (PQFN) package having control and driver circuits |
US9449957B2 (en) | 2010-12-13 | 2016-09-20 | Infineon Technologies Americas Corp. | Control and driver circuits on a power quad flat no-lead (PQFN) leadframe |
US9711437B2 (en) | 2010-12-13 | 2017-07-18 | Infineon Technologies Americas Corp. | Semiconductor package having multi-phase power inverter with internal temperature sensor |
US9620954B2 (en) | 2010-12-13 | 2017-04-11 | Infineon Technologies Americas Corp. | Semiconductor package having an over-temperature protection circuit utilizing multiple temperature threshold values |
US9324646B2 (en) | 2010-12-13 | 2016-04-26 | Infineon Technologies America Corp. | Open source power quad flat no-lead (PQFN) package |
US8587101B2 (en) | 2010-12-13 | 2013-11-19 | International Rectifier Corporation | Multi-chip module (MCM) power quad flat no-lead (PQFN) semiconductor package utilizing a leadframe for electrical interconnections |
US9443795B2 (en) | 2010-12-13 | 2016-09-13 | Infineon Technologies Americas Corp. | Power quad flat no-lead (PQFN) package having bootstrap diodes on a common integrated circuit (IC) |
US9355995B2 (en) | 2010-12-13 | 2016-05-31 | Infineon Technologies Americas Corp. | Semiconductor packages utilizing leadframe panels with grooves in connecting bars |
US9362215B2 (en) | 2010-12-13 | 2016-06-07 | Infineon Technologies Americas Corp. | Power quad flat no-lead (PQFN) semiconductor package with leadframe islands for multi-phase power inverter |
US9659845B2 (en) | 2010-12-13 | 2017-05-23 | Infineon Technologies Americas Corp. | Power quad flat no-lead (PQFN) package in a single shunt inverter circuit |
US8609525B2 (en) * | 2011-03-21 | 2013-12-17 | Stats Chippac Ltd. | Integrated circuit packaging system with interconnects and method of manufacture thereof |
JP5972539B2 (ja) * | 2011-08-10 | 2016-08-17 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置 |
KR20130042210A (ko) * | 2011-10-18 | 2013-04-26 | 삼성전자주식회사 | 멀티-칩 패키지 및 그의 제조 방법 |
KR101917331B1 (ko) | 2012-02-08 | 2018-11-13 | 삼성전자주식회사 | 반도체 패키지 및 이를 제조하는 방법 |
JP2013191738A (ja) * | 2012-03-14 | 2013-09-26 | Toshiba Corp | 半導体装置およびその製造方法 |
TW201345353A (zh) * | 2012-04-20 | 2013-11-01 | Hon Hai Prec Ind Co Ltd | 晶片組裝結構及晶片組裝方法 |
US9362254B1 (en) * | 2015-02-12 | 2016-06-07 | Nanya Technology Corporation | Wire bonding method and chip structure |
JP2013243209A (ja) * | 2012-05-18 | 2013-12-05 | Kyocera Corp | 半導体装置 |
JP2014120702A (ja) * | 2012-12-19 | 2014-06-30 | Azbil Corp | ワイヤボンディング方法 |
JP2015002308A (ja) * | 2013-06-18 | 2015-01-05 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置及びその製造方法 |
CN104457453B (zh) * | 2013-09-25 | 2019-05-07 | 北京铱钵隆芯科技有限责任公司 | 数码电子***发火控制件组及其生产方法 |
JP6242665B2 (ja) * | 2013-11-08 | 2017-12-06 | 新光電気工業株式会社 | 半導体装置 |
JP2015173235A (ja) * | 2014-03-12 | 2015-10-01 | 株式会社東芝 | 半導体装置及びその製造方法 |
US20160064351A1 (en) * | 2014-08-30 | 2016-03-03 | Skyworks Solutions, Inc. | Wire bonding using elevated bumps for securing bonds |
CN105845655B (zh) * | 2016-03-24 | 2018-05-04 | 中国电子科技集团公司第二十九研究所 | 微焊盘上叠加进行球形焊接的方法及微焊盘叠加键合结构 |
JP6346227B2 (ja) * | 2016-08-03 | 2018-06-20 | ラピスセミコンダクタ株式会社 | 半導体装置及び計測機器 |
WO2018029801A1 (ja) * | 2016-08-10 | 2018-02-15 | 三菱電機株式会社 | 半導体装置 |
CN107170691B (zh) * | 2017-05-27 | 2019-07-16 | 中国电子科技集团公司第二十九研究所 | 一种微焊盘上叠加或并排进行自动楔焊的方法 |
DE102017114771B4 (de) | 2017-06-29 | 2022-01-27 | Pac Tech - Packaging Technologies Gmbh | Verfahren und Vorrichtung zur Herstellung einer Drahtverbindung sowie Bauelementanordnung mit Drahtverbindung |
US11894334B2 (en) * | 2018-10-15 | 2024-02-06 | Intel Corporation | Dual head capillary design for vertical wire bond |
KR102579103B1 (ko) * | 2018-12-12 | 2023-09-15 | 헤라우스 매터리얼즈 싱가포르 피티이 엘티디 | 전자 부품의 콘택트 표면을 전기적으로 연결하는 방법 |
KR20210090521A (ko) * | 2020-01-10 | 2021-07-20 | 에스케이하이닉스 주식회사 | 본딩 와이어 분지 구조를 포함한 반도체 패키지 |
JP2022039620A (ja) * | 2020-08-28 | 2022-03-10 | キオクシア株式会社 | 半導体装置 |
JP7412310B2 (ja) * | 2020-09-14 | 2024-01-12 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04142073A (ja) | 1990-10-02 | 1992-05-15 | Nec Yamagata Ltd | 半導体装置 |
US5422435A (en) | 1992-05-22 | 1995-06-06 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
US6413797B2 (en) * | 1997-10-09 | 2002-07-02 | Rohm Co., Ltd. | Semiconductor device and method for making the same |
JP3481444B2 (ja) | 1998-01-14 | 2003-12-22 | シャープ株式会社 | 半導体装置及びその製造方法 |
JP3378809B2 (ja) * | 1998-09-30 | 2003-02-17 | 三洋電機株式会社 | 半導体装置 |
JP3662461B2 (ja) * | 1999-02-17 | 2005-06-22 | シャープ株式会社 | 半導体装置、およびその製造方法 |
JP3765952B2 (ja) * | 1999-10-19 | 2006-04-12 | 富士通株式会社 | 半導体装置 |
JP3471270B2 (ja) | 1999-12-20 | 2003-12-02 | Necエレクトロニクス株式会社 | 半導体装置 |
JP3420153B2 (ja) * | 2000-01-24 | 2003-06-23 | Necエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
TW452954B (en) | 2000-05-25 | 2001-09-01 | Advanced Semiconductor Eng | Manufacturing method of multi-chip module |
JP3370646B2 (ja) * | 2000-06-02 | 2003-01-27 | 株式会社新川 | 半導体装置 |
JP3631120B2 (ja) * | 2000-09-28 | 2005-03-23 | 沖電気工業株式会社 | 半導体装置 |
TW465064B (en) * | 2000-12-22 | 2001-11-21 | Advanced Semiconductor Eng | Bonding process and the structure thereof |
JP2002237567A (ja) | 2001-02-09 | 2002-08-23 | Nec Corp | 半導体装置 |
JP2002252281A (ja) | 2001-02-27 | 2002-09-06 | Sony Corp | 半導体装置およびその製造方法 |
JP3865055B2 (ja) * | 2001-12-28 | 2007-01-10 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US8089142B2 (en) | 2002-02-13 | 2012-01-03 | Micron Technology, Inc. | Methods and apparatus for a stacked-die interposer |
JP3935370B2 (ja) * | 2002-02-19 | 2007-06-20 | セイコーエプソン株式会社 | バンプ付き半導体素子の製造方法、半導体装置及びその製造方法、回路基板並びに電子機器 |
JP3584930B2 (ja) | 2002-02-19 | 2004-11-04 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
US6653723B2 (en) * | 2002-03-09 | 2003-11-25 | Fujitsu Limited | System for providing an open-cavity low profile encapsulated semiconductor package |
JP3833136B2 (ja) * | 2002-04-10 | 2006-10-11 | 株式会社カイジョー | 半導体構造およびボンディング方法 |
EP1367644A1 (en) * | 2002-05-29 | 2003-12-03 | STMicroelectronics S.r.l. | Semiconductor electronic device and method of manufacturing thereof |
US20030230796A1 (en) * | 2002-06-12 | 2003-12-18 | Aminuddin Ismail | Stacked die semiconductor device |
JP2004022777A (ja) * | 2002-06-17 | 2004-01-22 | Renesas Technology Corp | 半導体装置 |
JP4007917B2 (ja) | 2003-01-14 | 2007-11-14 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
TWI348748B (en) * | 2003-10-07 | 2011-09-11 | Rohm Co Ltd | Semiconductor device and method of fabricating the same |
JP2005183555A (ja) * | 2003-12-18 | 2005-07-07 | Matsushita Electric Ind Co Ltd | 樹脂封止型半導体装置 |
JP2005268497A (ja) * | 2004-03-18 | 2005-09-29 | Denso Corp | 半導体装置及び半導体装置の製造方法 |
TWI240392B (en) | 2004-03-31 | 2005-09-21 | Advanced Semiconductor Eng | Process for packaging and stacking multiple chips with the same size |
TWI252571B (en) | 2004-10-21 | 2006-04-01 | Advanced Semiconductor Eng | Wire bonding process |
-
2006
- 2006-07-27 JP JP2006205381A patent/JP2008034567A/ja active Pending
- 2006-12-11 TW TW100142075A patent/TW201209947A/zh unknown
- 2006-12-11 TW TW095146261A patent/TWI369746B/zh not_active IP Right Cessation
- 2006-12-22 US US11/643,836 patent/US20080023831A1/en not_active Abandoned
- 2006-12-22 KR KR1020060132749A patent/KR100789874B1/ko active IP Right Grant
-
2007
- 2007-01-08 CN CN200710001452.1A patent/CN101114628B/zh not_active Expired - Fee Related
-
2009
- 2009-09-11 US US12/557,986 patent/US8134240B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI567839B (zh) * | 2014-08-27 | 2017-01-21 | 矽品精密工業股份有限公司 | 打線構造及銲線形成方法 |
TWI824375B (zh) * | 2021-08-05 | 2023-12-01 | 群創光電股份有限公司 | 電子裝置及其製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2008034567A (ja) | 2008-02-14 |
TWI369746B (en) | 2012-08-01 |
US20090321927A1 (en) | 2009-12-31 |
KR100789874B1 (ko) | 2008-01-02 |
CN101114628A (zh) | 2008-01-30 |
CN101114628B (zh) | 2014-05-14 |
US20080023831A1 (en) | 2008-01-31 |
US8134240B2 (en) | 2012-03-13 |
TW200807586A (en) | 2008-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW201209947A (en) | Semiconductor device | |
US6316838B1 (en) | Semiconductor device | |
TWI362099B (en) | Semiconductor device, fabrication method therefor, and film fabrication method | |
US7064425B2 (en) | Semiconductor device circuit board, and electronic equipment | |
US6921016B2 (en) | Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment | |
JP2010056139A (ja) | 積層型半導体装置 | |
JP2002280414A (ja) | 半導体装置およびその製造方法 | |
JP4707548B2 (ja) | 半導体装置、及び半導体装置の製造方法 | |
KR100604840B1 (ko) | 미세 피치 범프에의 리버스 와이어 본딩 방법 및 이에의한 와이어 본드 구조체 | |
US8975760B2 (en) | Semiconductor device reducing risks of a wire short-circuit and a wire flow | |
JP2007150144A (ja) | 半導体装置およびその製造方法 | |
CN103337486A (zh) | 半导体封装构造及其制造方法 | |
TW200901410A (en) | A carrier for bonding a semiconductor chip onto and a method of contacting a semiconductor chip to a carrier | |
JP2007214238A (ja) | 半導体装置およびその製造方法 | |
KR100833187B1 (ko) | 반도체 패키지의 와이어 본딩방법 | |
JP2010123817A (ja) | ワイヤボンディング方法および電子装置とその製造方法 | |
JP4642047B2 (ja) | 半導体装置 | |
TWI358337B (en) | Method and device of continuously wire-bonding bet | |
JP7293155B2 (ja) | 半導体装置、及びワイヤボンディング方法 | |
JP4007917B2 (ja) | 半導体装置及びその製造方法 | |
TW201007917A (en) | Method for fabricating package structure of stacked chips | |
JP2010073747A (ja) | ワイヤボンディング方法及び半導体装置 | |
JP4723312B2 (ja) | 半導体チップおよび半導体装置 | |
TW200849539A (en) | Semiconductor device, chip package and method of fabricating the same | |
JP2007059547A (ja) | 半導体チップおよび半導体チップの製造方法 |