DE69622606T2 - Gedruckte Schaltungsplatte - Google Patents

Gedruckte Schaltungsplatte

Info

Publication number
DE69622606T2
DE69622606T2 DE69622606T DE69622606T DE69622606T2 DE 69622606 T2 DE69622606 T2 DE 69622606T2 DE 69622606 T DE69622606 T DE 69622606T DE 69622606 T DE69622606 T DE 69622606T DE 69622606 T2 DE69622606 T2 DE 69622606T2
Authority
DE
Germany
Prior art keywords
circuit board
printed circuit
printed
board
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69622606T
Other languages
English (en)
Other versions
DE69622606D1 (de
Inventor
Kouji Kawakita
Seiichi Nakatani
Masahide Tsukamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of DE69622606D1 publication Critical patent/DE69622606D1/de
Application granted granted Critical
Publication of DE69622606T2 publication Critical patent/DE69622606T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0206—Materials
    • H05K2201/0209—Inorganic, non-metallic particles
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0355—Metal foils
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10378—Interposers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0191—Using tape or non-metallic foil in a process, e.g. during filling of a hole with conductive paste
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/462—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar double-sided circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24926—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
DE69622606T 1995-01-20 1996-01-19 Gedruckte Schaltungsplatte Expired - Lifetime DE69622606T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP689495 1995-01-20
JP14200195A JP3311899B2 (ja) 1995-01-20 1995-06-08 回路基板及びその製造方法

Publications (2)

Publication Number Publication Date
DE69622606D1 DE69622606D1 (de) 2002-09-05
DE69622606T2 true DE69622606T2 (de) 2002-12-05

Family

ID=26341112

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69622606T Expired - Lifetime DE69622606T2 (de) 1995-01-20 1996-01-19 Gedruckte Schaltungsplatte

Country Status (4)

Country Link
US (2) US5817404A (de)
EP (1) EP0723388B1 (de)
JP (1) JP3311899B2 (de)
DE (1) DE69622606T2 (de)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5773195A (en) * 1994-12-01 1998-06-30 International Business Machines Corporation Cap providing flat surface for DCA and solder ball attach and for sealing plated through holes, multi-layer electronic structures including the cap, and a process of forming the cap and for forming multi-layer electronic structures including the cap
US7204848B1 (en) 1995-03-01 2007-04-17 Boston Scientific Scimed, Inc. Longitudinally flexible expandable stent
US6703565B1 (en) 1996-09-06 2004-03-09 Matsushita Electric Industrial Co., Ltd. Printed wiring board
US6143116A (en) * 1996-09-26 2000-11-07 Kyocera Corporation Process for producing a multi-layer wiring board
JPH10126028A (ja) * 1996-10-22 1998-05-15 Matsushita Electric Ind Co Ltd プリント基板
JPH10135591A (ja) * 1996-10-29 1998-05-22 Matsushita Electric Ind Co Ltd 熱伝導性基板および熱伝導性配線基板
US5962348A (en) * 1998-03-05 1999-10-05 Xc Associates Method of making thermal core material and material so made
EP0943392B1 (de) * 1998-03-18 2004-06-23 Mitsubishi Gas Chemical Company, Inc. Ein Verfahren zur Herstellung von Durchgangslöchern mittels Laser, kupferkaschiertes Laminat geeignet zur Herstellung von Löchern, und Zusatzmaterial zur Herstellung von Löchern
US6119338A (en) * 1998-03-19 2000-09-19 Industrial Technology Research Institute Method for manufacturing high-density multilayer printed circuit boards
US6303881B1 (en) 1998-03-20 2001-10-16 Viasystems, Inc. Via connector and method of making same
US6598291B2 (en) 1998-03-20 2003-07-29 Viasystems, Inc. Via connector and method of making same
SG86345A1 (en) 1998-05-14 2002-02-19 Matsushita Electric Ind Co Ltd Circuit board and method of manufacturing the same
US6565954B2 (en) 1998-05-14 2003-05-20 Matsushita Electric Industrial Co., Ltd. Circuit board and method of manufacturing the same
US6276055B1 (en) * 1998-09-02 2001-08-21 Hadco Santa Clara, Inc. Method and apparatus for forming plugs in vias of a circuit board layer
DE19844098A1 (de) * 1998-09-25 2000-03-30 Siemens Ag Kunststoffolie für die Verklebung mit anderen Folien und Leiterplatten
SG82591A1 (en) * 1998-12-17 2001-08-21 Eriston Technologies Pte Ltd Bumpless flip chip assembly with solder via
JP4348785B2 (ja) * 1999-07-29 2009-10-21 三菱瓦斯化学株式会社 高弾性率ガラス布基材熱硬化性樹脂銅張積層板
US6350664B1 (en) * 1999-09-02 2002-02-26 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
DE60043337D1 (de) 1999-12-15 2009-12-31 Panasonic Corp Leiterplatte und herstellungsverfahren der leiterplatte
US6729023B2 (en) * 2000-05-26 2004-05-04 Visteon Global Technologies, Inc. Method for making a multi-layer circuit board assembly having air bridges supported by polymeric material
US6855385B2 (en) 2000-05-31 2005-02-15 Ttm Advanced Circuits, Inc. PCB support plate for PCB via fill
KR20030007755A (ko) 2000-05-31 2003-01-23 허니웰 인터내셔날 인코포레이티드 채움 장치
US6454154B1 (en) 2000-05-31 2002-09-24 Honeywell Advanced Circuits, Inc. Filling device
US6800232B2 (en) 2000-05-31 2004-10-05 Ttm Advanced Circuits, Inc. PCB support plate method for PCB via fill
US6506332B2 (en) 2000-05-31 2003-01-14 Honeywell International Inc. Filling method
JP2004501513A (ja) 2000-05-31 2004-01-15 ハネウエル・インターナシヨナル・インコーポレーテツド 充填方法
JP4147723B2 (ja) * 2000-06-05 2008-09-10 松下電器産業株式会社 プリント配線板
US6408511B1 (en) * 2000-08-21 2002-06-25 National Semiconductor, Inc. Method of creating an enhanced BGA attachment in a low-temperature co-fired ceramic (LTCC) substrate
US6518514B2 (en) 2000-08-21 2003-02-11 Matsushita Electric Industrial Co., Ltd. Circuit board and production of the same
US6459046B1 (en) * 2000-08-28 2002-10-01 Matsushita Electric Industrial Co., Ltd. Printed circuit board and method for producing the same
US6388204B1 (en) 2000-08-29 2002-05-14 International Business Machines Corporation Composite laminate circuit structure and methods of interconnecting the same
US6663799B2 (en) * 2000-09-28 2003-12-16 Jsr Corporation Conductive metal particles, conductive composite metal particles and applied products using the same
JP2002124763A (ja) * 2000-10-16 2002-04-26 Matsushita Electric Ind Co Ltd 回路形成基板の製造方法、回路形成基板および回路形成基板用材料
JP3399434B2 (ja) * 2001-03-02 2003-04-21 オムロン株式会社 高分子成形材のメッキ形成方法と回路形成部品とこの回路形成部品の製造方法
TW536926B (en) * 2001-03-23 2003-06-11 Fujikura Ltd Multilayer wiring board assembly, multilayer wiring board assembly component and method of manufacture thereof
EP1466899A4 (de) * 2001-12-27 2010-01-06 Dainippon Sumitomo Pharma Co "hydroxamsäurederivat und mmp-inhibitor, der diese als wirkstoff enthält "
TW566796U (en) * 2003-03-12 2003-12-11 Unimicron Technology Corp Standard printed circuit board core
US7112216B2 (en) 2003-05-28 2006-09-26 Boston Scientific Scimed, Inc. Stent with tapered flexibility
JP3979391B2 (ja) * 2004-01-26 2007-09-19 松下電器産業株式会社 回路形成基板の製造方法および回路形成基板の製造用材料
CN101120623B (zh) * 2005-01-27 2010-07-28 松下电器产业株式会社 多层电路基板的制造方法和多层电路基板
DE102005033156A1 (de) * 2005-07-13 2007-01-25 Infineon Technologies Ag Substrat für IC-Packages
JP5025113B2 (ja) * 2005-09-29 2012-09-12 三洋電機株式会社 回路装置
TW200740334A (en) * 2005-10-20 2007-10-16 Matsushita Electric Ind Co Ltd Multilayer printed wiring board and its manufacturing method
JP4899409B2 (ja) * 2005-10-21 2012-03-21 パナソニック株式会社 多層プリント配線基板及びその製造方法
TWI272887B (en) * 2005-12-09 2007-02-01 High Tech Comp Corp Printed circuit board and manufacturing method thereof
US7629559B2 (en) * 2005-12-19 2009-12-08 Endicott Interconnect Technologies, Inc. Method of improving electrical connections in circuitized substrates
CN1993018A (zh) * 2005-12-26 2007-07-04 宏达国际电子股份有限公司 印刷电路板及其制造方法
TWI295914B (en) * 2005-12-27 2008-04-11 Phoenix Prec Technology Corp Circuit board with fine electrically connecting structure
US20070278002A1 (en) * 2006-05-31 2007-12-06 Romi Mayder Method and apparatus for a low thermal impedance printed circuit board assembly
US7988720B2 (en) 2006-09-12 2011-08-02 Boston Scientific Scimed, Inc. Longitudinally flexible expandable stent
KR20090003880A (ko) * 2007-07-05 2009-01-12 삼성전기주식회사 매립패턴 기판 및 그 제조 방법
JP2008263222A (ja) * 2008-06-23 2008-10-30 Ibiden Co Ltd 多層プリント配線板
JP4768059B2 (ja) * 2009-08-12 2011-09-07 タツタ電線株式会社 多層フレキシブルプリント配線板
WO2011155162A1 (ja) * 2010-06-08 2011-12-15 パナソニック株式会社 多層配線基板および多層配線基板の製造方法
US8723049B2 (en) 2011-06-09 2014-05-13 Tessera, Inc. Low-stress TSV design using conductive particles
CN103264227B (zh) * 2013-04-11 2015-05-13 温州大学 一种激光直接刻蚀聚合物基体表面覆盖金属膜的方法
US9706639B2 (en) * 2015-06-18 2017-07-11 Samsung Electro-Mechanics Co., Ltd. Circuit board and method of manufacturing the same
CN110366329A (zh) * 2018-04-10 2019-10-22 电连技术股份有限公司 一种多层基板的制造方法及多层基板
KR102272906B1 (ko) * 2020-04-03 2021-07-05 한국과학기술원 수용성 고분자를 이용한 나노 패턴 전사 방법 및 나노 패턴 전사용 템플릿

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4897301A (en) * 1985-01-23 1990-01-30 Toyo Boseki Kabushiki Kaisha Flexible sheet reinforced with poly(aromatic amide) non-woven fabric and use thereof
JPS61229389A (ja) * 1985-04-03 1986-10-13 イビデン株式会社 セラミツク配線板およびその製造方法
US5117069A (en) * 1988-03-28 1992-05-26 Prime Computer, Inc. Circuit board fabrication
JP2660295B2 (ja) * 1988-08-24 1997-10-08 イビデン株式会社 電子部品搭載用基板
US5316831A (en) * 1991-05-08 1994-05-31 Fuji Electric Co., Ltd. Metallic printed board
JPH05116985A (ja) * 1991-05-22 1993-05-14 Ngk Spark Plug Co Ltd セラミツク基板
JP3174393B2 (ja) * 1992-04-24 2001-06-11 シチズン時計株式会社 電子部品搭載用基板の製造方法
JP2601128B2 (ja) * 1992-05-06 1997-04-16 松下電器産業株式会社 回路形成用基板の製造方法および回路形成用基板
JPH065747A (ja) * 1992-06-17 1994-01-14 Sony Corp 半導体装置の実装構造
JPH065994A (ja) * 1992-06-18 1994-01-14 Mitsubishi Electric Corp 多層プリント配線板
US5350621A (en) * 1992-11-30 1994-09-27 Allied-Signal Inc. System of electronic laminates with improved registration properties
DE69225896T2 (de) * 1992-12-15 1998-10-15 St Microelectronics Srl Träger für Halbleitergehäuse
CN1075338C (zh) * 1993-09-21 2001-11-21 松下电器产业株式会社 电路基板连接件及用其制造多层电路基板的方法

Also Published As

Publication number Publication date
EP0723388B1 (de) 2002-07-31
JPH08255982A (ja) 1996-10-01
JP3311899B2 (ja) 2002-08-05
DE69622606D1 (de) 2002-09-05
US5817404A (en) 1998-10-06
EP0723388A1 (de) 1996-07-24
US5960538A (en) 1999-10-05

Similar Documents

Publication Publication Date Title
DE69622606T2 (de) Gedruckte Schaltungsplatte
DE69636212D1 (de) Gedruckte schaltungsplatte
DE69812221D1 (de) Gedruckte Leiterplatte
DE69637655D1 (de) Aufgebaute mehrschichtige Leiterplatte
DE69631236D1 (de) Gedruckte Schaltungsplatten
DE69837520D1 (de) Gedruckte Leiterplatte
DE69406581D1 (de) Gedruckte Schaltungsplatten
DE29515223U1 (de) Leiterplatte
DE69827754D1 (de) Gedruckte Schaltungsplatte
KR970004979A (ko) 인쇄 회로 기판
DE29516161U1 (de) Leiterplatte
FI970337A (fi) Piirikorttijärjestely
KR970003719U (ko) 인쇄회로기판 반전 공급장치
KR970020332U (ko) 인쇄회로기판용 케이스
KR970048507U (ko) 고밀도 인쇄회로 기판
KR960026283U (ko) 인쇄 회로 기판
KR950028995U (ko) 인쇄회로기판
KR960035862U (ko) 인쇄회로판
KR960035879U (ko) 인쇄회로기판 조립구조
KR970026428U (ko) 인쇄회로기판간접속장치
KR960027960U (ko) 인쇄회로기판 고정장치
KR960015913U (ko) 인쇄회로기판
KR970064591U (ko) 인쇄회로기판
KR970048602U (ko) 인쇄회로기판 조립구조
KR970003755U (ko) 인쇄회로 기판 고정장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: PANASONIC CORP., KADOMA, OSAKA, JP