DE102004025976B4 - EEPROM-Zellenstruktur mit ungleichmäßiger Kanaldielektrikumdicke und Herstellungsverfahren - Google Patents

EEPROM-Zellenstruktur mit ungleichmäßiger Kanaldielektrikumdicke und Herstellungsverfahren Download PDF

Info

Publication number
DE102004025976B4
DE102004025976B4 DE102004025976A DE102004025976A DE102004025976B4 DE 102004025976 B4 DE102004025976 B4 DE 102004025976B4 DE 102004025976 A DE102004025976 A DE 102004025976A DE 102004025976 A DE102004025976 A DE 102004025976A DE 102004025976 B4 DE102004025976 B4 DE 102004025976B4
Authority
DE
Germany
Prior art keywords
gate dielectric
region
dielectric layer
tunnel
cell structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE102004025976A
Other languages
German (de)
English (en)
Other versions
DE102004025976A1 (de
Inventor
Sung-Taeg Kang
Jeong-uk Suwon Han
Seung-beom Suwon Yoon
Sung-Woo Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020030060763A external-priority patent/KR20040100813A/ko
Priority claimed from US10/834,226 external-priority patent/US20040232476A1/en
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of DE102004025976A1 publication Critical patent/DE102004025976A1/de
Application granted granted Critical
Publication of DE102004025976B4 publication Critical patent/DE102004025976B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40114Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324Gate electrodes for transistors with a floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7841Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
DE102004025976A 2003-05-20 2004-05-18 EEPROM-Zellenstruktur mit ungleichmäßiger Kanaldielektrikumdicke und Herstellungsverfahren Expired - Fee Related DE102004025976B4 (de)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
KR20030031910 2003-05-20
KR03/31910 2003-05-20
KR1020030060763A KR20040100813A (ko) 2003-05-20 2003-09-01 메모리 게이트 산화막의 두께가 부분적으로 다른 이이피롬소자 및 그 제조방법
KR03/60763 2003-09-01
US10/834,226 US20040232476A1 (en) 2003-05-20 2004-04-29 EEPROM cell structures having non-uniform channel-dielectric thickness and methods of making the same
US10/834226 2004-04-29

Publications (2)

Publication Number Publication Date
DE102004025976A1 DE102004025976A1 (de) 2004-12-16
DE102004025976B4 true DE102004025976B4 (de) 2011-04-28

Family

ID=33424824

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102004025976A Expired - Fee Related DE102004025976B4 (de) 2003-05-20 2004-05-18 EEPROM-Zellenstruktur mit ungleichmäßiger Kanaldielektrikumdicke und Herstellungsverfahren

Country Status (5)

Country Link
JP (1) JP2005012191A (ko)
KR (1) KR100604850B1 (ko)
CN (1) CN100401521C (ko)
DE (1) DE102004025976B4 (ko)
FR (1) FR2855325B1 (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7700993B2 (en) * 2007-11-05 2010-04-20 International Business Machines Corporation CMOS EPROM and EEPROM devices and programmable CMOS inverters
KR101383618B1 (ko) * 2008-03-31 2014-04-10 후지쯔 세미컨덕터 가부시키가이샤 반도체 장치
CN106972021B (zh) * 2016-01-12 2019-12-13 中芯国际集成电路制造(上海)有限公司 一种半导体器件及其制作方法、电子装置
CN106206748B (zh) * 2016-08-29 2020-02-07 上海华虹宏力半导体制造有限公司 Sonos器件及其制造方法
CN107785274A (zh) * 2017-11-09 2018-03-09 上海华力微电子有限公司 一种提高闪存编程效率的方法
US11641739B2 (en) * 2020-06-01 2023-05-02 Globalfoundries Singapore Pte. Ltd. Semiconductor non-volatile memory devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6177702B1 (en) * 1996-04-09 2001-01-23 Infineon Technologies Ag Semiconductor component with a split floating gate and tunnel region
DE19951930C2 (de) * 1998-12-23 2002-07-11 Samsung Electronics Co Ltd Elektrisch löschbare, programmierbare Festwertspeicher mit Abtast- und Auswahl-Transistorgateelektrode und Verfahren zu ihrer Herstellung
US6472259B1 (en) * 1999-04-01 2002-10-29 Asahi Kasei Microsystems Co., Ltd. Method of manufacturing semiconductor device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH633123A5 (en) * 1979-08-24 1982-11-15 Centre Electron Horloger Electrically reprogrammable non-volatile memory element
JPS5857750A (ja) * 1981-10-01 1983-04-06 Seiko Instr & Electronics Ltd 不揮発性半導体メモリ
JPS58130571A (ja) * 1982-01-29 1983-08-04 Hitachi Ltd 半導体装置
CA1204862A (en) * 1982-09-30 1986-05-20 Ning Hsieh Programmable read only memory
JPS61194877A (ja) * 1985-02-25 1986-08-29 Nec Corp 絶縁ゲ−ト型不揮発性半導体メモリ
JPS61222175A (ja) * 1985-03-01 1986-10-02 Fujitsu Ltd 半導体記憶装置の製造方法
JPH02277269A (ja) * 1989-04-19 1990-11-13 Matsushita Electron Corp 不揮発性メモリ装置の製造方法
JPH088314B2 (ja) * 1989-10-11 1996-01-29 株式会社東芝 不揮発性半導体記憶装置およびその製造方法
JP3124334B2 (ja) * 1991-10-03 2001-01-15 株式会社東芝 半導体記憶装置およびその製造方法
KR940009644B1 (ko) * 1991-11-19 1994-10-15 삼성전자 주식회사 불휘발성 반도체메모리장치 및 그 제조방법
JPH05275707A (ja) * 1992-03-30 1993-10-22 Toshiba Corp 不揮発性半導体記憶装置の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6177702B1 (en) * 1996-04-09 2001-01-23 Infineon Technologies Ag Semiconductor component with a split floating gate and tunnel region
DE19951930C2 (de) * 1998-12-23 2002-07-11 Samsung Electronics Co Ltd Elektrisch löschbare, programmierbare Festwertspeicher mit Abtast- und Auswahl-Transistorgateelektrode und Verfahren zu ihrer Herstellung
US6472259B1 (en) * 1999-04-01 2002-10-29 Asahi Kasei Microsystems Co., Ltd. Method of manufacturing semiconductor device

Also Published As

Publication number Publication date
CN100401521C (zh) 2008-07-09
KR100604850B1 (ko) 2006-07-31
JP2005012191A (ja) 2005-01-13
KR20040100909A (ko) 2004-12-02
CN1599071A (zh) 2005-03-23
FR2855325A1 (fr) 2004-11-26
FR2855325B1 (fr) 2008-12-05
DE102004025976A1 (de) 2004-12-16

Similar Documents

Publication Publication Date Title
DE4114344C2 (de) Herstellungsverfahren und Aufbau einer nicht-flüchtigen Halbleiterspeichereinrichtung mit einer Speicherzellenanordnung und einem peripheren Schaltkreis
DE112009000642B4 (de) LDMOS Vorrichtungen mit verbesserten Architekturen und Herstellungsverfahren dafür
DE102004030345B4 (de) Mehrmulden-Bauelement und Herstellungsverfahren
DE4430366C2 (de) Halbleitereinrichtung und Verfahren zum Herstellen derselben
DE69119820T2 (de) Halbleiteranordnung mit verringten zeitabhängigen dielektrischen Fehlern
DE102008023622B4 (de) Verfahren zum Herstellen einer DRAM-Vorrichtung mit einer dielektrischen Gate-Schicht mit mehreren Dicken
DE19808182C1 (de) Elektrisch programmierbare Speicherzellenanordnung und ein Verfahren zu deren Herstellung
DE112004000248T5 (de) UV-Abblockschicht zum Reduzieren der UV-Induzierten Aufladung von SONOS-Doppelbit-Flash-Speicher-Einrichtungen in der Beol-Bearbeitung
EP1179849A2 (de) Speicherzelle und Herstellungsverfahren
DE69312676T2 (de) Prozess zur Herstellung von integrierten Bauelementen einschliesslich nichtvolatiler Speicher und Transistoren mit Tunneloxidschutz
DD152875A5 (de) Verfahren zum herstellen eines hochintegrierten festwertspeichers
DE3530773A1 (de) Halbleitervorrichtung und verfahren zu ihrer herstellung
DE69030544T2 (de) Verfahren zur Herstellung von EEPROM-Speicherzellen mit einer einzigen Polysiliziumebene und dünnem Oxyd mittels differenzierter Oxydation
DE2636369A1 (de) Feldeffekttransistor mit isolierter steuerelektrode
DE19620032C2 (de) Halbleiterbauelement mit Kompensationsimplantation und Herstellverfahren
DE10231966A1 (de) Feldeffekttransistor, zugehörige Verwendung und zugehöriges Herstellungsverfahren
DE3540422A1 (de) Verfahren zum herstellen integrierter strukturen mit nicht-fluechtigen speicherzellen, die selbst-ausgerichtete siliciumschichten und dazugehoerige transistoren aufweisen
EP2012359B1 (de) Nichtflüchtige Zweitransistor-Halbleiterspeicherzelle sowie zugehöriges Herstellungsverfahren
DE3139846A1 (de) Mos-eprom-zelle und verfahren zu deren herstellung
DE10206057B4 (de) Nichtflüchtiges Speicherbauelement und Verfahren zu seiner Herstellung
DE2432352A1 (de) Halbleiterspeicher
DE102004025976B4 (de) EEPROM-Zellenstruktur mit ungleichmäßiger Kanaldielektrikumdicke und Herstellungsverfahren
DE60207658T2 (de) Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Herstellung
EP1060515A1 (de) Elektrisch programmierbare speicherzellenanordnung und verfahren zu deren herstellung
DE19807010A1 (de) Verfahren zur Herstellung einer nichtflüchtigen Speichereinrichtung

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
R020 Patent grant now final

Effective date: 20110729

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee

Effective date: 20141202