KR100214408B1 - 반도체 소자의 터미네이션 구조 및 그 제조방법 - Google Patents

반도체 소자의 터미네이션 구조 및 그 제조방법 Download PDF

Info

Publication number
KR100214408B1
KR100214408B1 KR1019960045804A KR19960045804A KR100214408B1 KR 100214408 B1 KR100214408 B1 KR 100214408B1 KR 1019960045804 A KR1019960045804 A KR 1019960045804A KR 19960045804 A KR19960045804 A KR 19960045804A KR 100214408 B1 KR100214408 B1 KR 100214408B1
Authority
KR
South Korea
Prior art keywords
layer
polysilicon
region
material layer
insulating material
Prior art date
Application number
KR1019960045804A
Other languages
English (en)
Korean (ko)
Other versions
KR970024163A (ko
Inventor
다니엘 엠. 킨저
케네쓰 와저스
Original Assignee
클레버터 레슬리 씨.
인터내쇼널 렉티파이어 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 클레버터 레슬리 씨., 인터내쇼널 렉티파이어 코포레이션 filed Critical 클레버터 레슬리 씨.
Publication of KR970024163A publication Critical patent/KR970024163A/ko
Application granted granted Critical
Publication of KR100214408B1 publication Critical patent/KR100214408B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/765Making of isolation regions between components by field effect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692Surface layout
    • H01L29/0696Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1019960045804A 1995-10-11 1996-10-11 반도체 소자의 터미네이션 구조 및 그 제조방법 KR100214408B1 (ko)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US507695P 1995-10-11 1995-10-11
US60/005,076 1995-10-11
JP60/005,076 1995-10-11
US668895P 1995-11-14 1995-11-14
JP60/006,688 1995-11-14
US60/006,688 1995-11-14

Publications (2)

Publication Number Publication Date
KR970024163A KR970024163A (ko) 1997-05-30
KR100214408B1 true KR100214408B1 (ko) 1999-08-02

Family

ID=26673893

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960045804A KR100214408B1 (ko) 1995-10-11 1996-10-11 반도체 소자의 터미네이션 구조 및 그 제조방법

Country Status (8)

Country Link
US (1) US5940721A (de)
JP (1) JP3069054B2 (de)
KR (1) KR100214408B1 (de)
DE (1) DE19641838A1 (de)
FR (1) FR2739976B1 (de)
GB (1) GB2306249B (de)
IT (1) IT1285780B1 (de)
SG (1) SG47184A1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3502531B2 (ja) * 1997-08-28 2004-03-02 株式会社ルネサステクノロジ 半導体装置の製造方法
US6022790A (en) * 1998-08-05 2000-02-08 International Rectifier Corporation Semiconductor process integration of a guard ring structure
US6355508B1 (en) * 1998-09-02 2002-03-12 Micron Technology, Inc. Method for forming electrostatic discharge protection device having a graded junction
US7098506B2 (en) 2000-06-28 2006-08-29 Renesas Technology Corp. Semiconductor device and method for fabricating the same
JP2000196075A (ja) * 1998-12-25 2000-07-14 Hitachi Ltd 半導体装置及びその製造方法
US6642558B1 (en) * 2000-03-20 2003-11-04 Koninklijke Philips Electronics N.V. Method and apparatus of terminating a high voltage solid state device
US6833984B1 (en) 2000-05-03 2004-12-21 Rambus, Inc. Semiconductor module with serial bus connection to multiple dies
US6781203B2 (en) * 2001-11-09 2004-08-24 International Rectifier Corporation MOSFET with reduced threshold voltage and on resistance and process for its manufacture
US6744117B2 (en) * 2002-02-28 2004-06-01 Motorola, Inc. High frequency semiconductor device and method of manufacture
US6721189B1 (en) * 2002-03-13 2004-04-13 Rambus, Inc. Memory module
JP2003318395A (ja) * 2002-04-19 2003-11-07 Hitachi Ltd 半導体装置の製造方法
US20050259368A1 (en) * 2003-11-12 2005-11-24 Ted Letavic Method and apparatus of terminating a high voltage solid state device
JP5128100B2 (ja) * 2006-09-29 2013-01-23 三菱電機株式会社 電力用半導体装置
JP2007036299A (ja) * 2006-11-13 2007-02-08 Renesas Technology Corp 半導体装置及びその製造方法
JP5353093B2 (ja) * 2008-07-15 2013-11-27 株式会社デンソー 半導体装置の製造方法
US20110084332A1 (en) * 2009-10-08 2011-04-14 Vishay General Semiconductor, Llc. Trench termination structure
US9269765B2 (en) * 2013-10-21 2016-02-23 Panasonic Intellectual Property Management Co., Ltd. Semiconductor device having gate wire disposed on roughened field insulating film
US9543208B2 (en) 2014-02-24 2017-01-10 Infineon Technologies Ag Method of singulating semiconductor devices using isolation trenches

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3012430A1 (de) * 1980-03-31 1981-10-08 Siemens AG, 1000 Berlin und 8000 München Planare halbleiteranordnung mit erhoehter durchbruchsspannung
US4414560A (en) * 1980-11-17 1983-11-08 International Rectifier Corporation Floating guard region and process of manufacture for semiconductor reverse conducting switching device using spaced MOS transistors having a common drain region
US4412242A (en) * 1980-11-17 1983-10-25 International Rectifier Corporation Planar structure for high voltage semiconductor devices with gaps in glassy layer over high field regions
DE3382294D1 (de) * 1982-02-22 1991-07-04 Toshiba Kawasaki Kk Mittel zum verhindern des durchbruchs einer isolierschicht in halbleiteranordnungen.
US4532534A (en) * 1982-09-07 1985-07-30 Rca Corporation MOSFET with perimeter channel
US4966858A (en) * 1989-11-02 1990-10-30 Motorola, Inc. Method of fabricating a lateral semiconductor structure including field plates for self-alignment
JP2934325B2 (ja) * 1990-05-02 1999-08-16 三菱電機株式会社 半導体装置およびその製造方法
US5240872A (en) * 1990-05-02 1993-08-31 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing semiconductor device having interconnection layer contacting source/drain regions
US5404040A (en) * 1990-12-21 1995-04-04 Siliconix Incorporated Structure and fabrication of power MOSFETs, including termination structures
US5304831A (en) * 1990-12-21 1994-04-19 Siliconix Incorporated Low on-resistance power MOS technology
IT1254799B (it) * 1992-02-18 1995-10-11 St Microelectronics Srl Transistore vdmos con migliorate caratteristiche di tenuta di tensione.
US5430324A (en) * 1992-07-23 1995-07-04 Siliconix, Incorporated High voltage transistor having edge termination utilizing trench technology
IT1272567B (it) * 1992-09-15 1997-06-23 Int Rectifier Corp Dispositivo transistore di potenza, dotato di una regione ultraprofonda a concentrazione maggiorata
TW290735B (de) * 1994-01-07 1996-11-11 Fuji Electric Co Ltd
JP2870402B2 (ja) * 1994-03-10 1999-03-17 株式会社デンソー 絶縁ゲート型電界効果トランジスタ

Also Published As

Publication number Publication date
FR2739976B1 (fr) 1999-04-02
GB2306249B (en) 1999-11-17
FR2739976A1 (fr) 1997-04-18
JP3069054B2 (ja) 2000-07-24
JPH09172175A (ja) 1997-06-30
GB2306249A (en) 1997-04-30
KR970024163A (ko) 1997-05-30
DE19641838A1 (de) 1997-06-05
SG47184A1 (en) 1998-03-20
GB9621156D0 (en) 1996-11-27
IT1285780B1 (it) 1998-06-18
ITMI962099A1 (it) 1998-04-10
US5940721A (en) 1999-08-17

Similar Documents

Publication Publication Date Title
JP3717195B2 (ja) 電力用mosfet及びその製造方法
US5597765A (en) Method for making termination structure for power MOSFET
US5430316A (en) VDMOS transistor with improved breakdown characteristics
KR100214408B1 (ko) 반도체 소자의 터미네이션 구조 및 그 제조방법
KR100562001B1 (ko) 전력 반도체 장치 제조 방법
US6992350B2 (en) High voltage power MOSFET having low on-resistance
EP0777910B1 (de) Verfahren zur herstellung eines mos gesteuerten bauelements mit reduzierter maskenzahl
US8222693B2 (en) Trench-gate transistors and their manufacture
US7649223B2 (en) Semiconductor device having superjunction structure and method for manufacturing the same
US8044463B2 (en) Method of manufacturing a trench transistor having a heavy body region
JP2004522319A (ja) ショットキー障壁を持つ半導体デバイスの製造
WO2001088997A2 (en) Trench-gate semiconductor device and method of making the same
JP2004511910A (ja) トレンチショットキー整流器が組み込まれたトレンチ二重拡散金属酸化膜半導体トランジスタ
US6207974B1 (en) Process for manufacture of a p-channel MOS gated device with base implant through the contact window
US6022790A (en) Semiconductor process integration of a guard ring structure
US5970344A (en) Method of manufacturing semiconductor device having gate electrodes formed in trench structure before formation of source layers
US6703665B1 (en) Transistor
US20010023957A1 (en) Trench-gate semiconductor devices
EP0776048A2 (de) MOS-Gate-Anordnung-Basiszone mit hoher Durchschlagsfestigkeit
US6180981B1 (en) Termination structure for semiconductor devices and process for manufacture thereof
US5595918A (en) Process for manufacture of P channel MOS-gated device
AU698654C (en) Process for manufacture of mos gated device with reduced mask count
JP2001284585A (ja) 電界効果トランジスタ
JPH01164068A (ja) 半導体装置

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030515

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee