CN1319788A - 时钟控制电路和时钟控制方法 - Google Patents
时钟控制电路和时钟控制方法 Download PDFInfo
- Publication number
- CN1319788A CN1319788A CN01110002A CN01110002A CN1319788A CN 1319788 A CN1319788 A CN 1319788A CN 01110002 A CN01110002 A CN 01110002A CN 01110002 A CN01110002 A CN 01110002A CN 1319788 A CN1319788 A CN 1319788A
- Authority
- CN
- China
- Prior art keywords
- clock
- output
- circuit
- signal
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 11
- 238000001514 detection method Methods 0.000 claims description 20
- 230000008676 import Effects 0.000 claims description 18
- 230000005540 biological transmission Effects 0.000 claims description 16
- 238000012937 correction Methods 0.000 claims description 13
- 238000005520 cutting process Methods 0.000 claims description 10
- 230000000052 comparative effect Effects 0.000 claims description 9
- 230000000630 rising effect Effects 0.000 claims description 7
- 238000012935 Averaging Methods 0.000 claims description 5
- 239000004020 conductor Substances 0.000 claims description 5
- 230000010354 integration Effects 0.000 claims 1
- 230000000694 effects Effects 0.000 description 10
- 239000003990 capacitor Substances 0.000 description 9
- 230000009471 action Effects 0.000 description 8
- 238000009499 grossing Methods 0.000 description 8
- 230000008859 change Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 238000006073 displacement reaction Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000009466 transformation Effects 0.000 description 3
- 208000035126 Facies Diseases 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 241000220317 Rosa Species 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000003556 assay Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000003278 mimic effect Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
- H03K2005/00052—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter by mixing the outputs of fixed delayed signals with each other or with the input signal
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
Claims (44)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000083579A JP3495311B2 (ja) | 2000-03-24 | 2000-03-24 | クロック制御回路 |
JP083579/2000 | 2000-03-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1319788A true CN1319788A (zh) | 2001-10-31 |
CN1279417C CN1279417C (zh) | 2006-10-11 |
Family
ID=18600190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011100028A Expired - Fee Related CN1279417C (zh) | 2000-03-24 | 2001-03-23 | 时钟控制电路和时钟控制方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6380774B2 (zh) |
EP (4) | EP1139201A3 (zh) |
JP (1) | JP3495311B2 (zh) |
KR (1) | KR100436604B1 (zh) |
CN (1) | CN1279417C (zh) |
TW (1) | TW556072B (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100334521C (zh) * | 2004-02-28 | 2007-08-29 | 鸿富锦精密工业(深圳)有限公司 | 时钟管理***及方法 |
CN101636991B (zh) * | 2007-02-27 | 2012-11-28 | 佳能株式会社 | 数据通信设备、数据通信***和数据通信方法 |
CN103516353A (zh) * | 2012-06-29 | 2014-01-15 | 国际商业机器公司 | 产生时钟信号的方法 |
CN104079755A (zh) * | 2013-03-29 | 2014-10-01 | 京瓷办公信息***株式会社 | 半导体集成电路、信息处理装置以及图像形成装置 |
CN107959489A (zh) * | 2016-10-14 | 2018-04-24 | 万国半导体(开曼)股份有限公司 | 带有可控相位节点振铃的开关电路 |
CN107979357A (zh) * | 2017-11-16 | 2018-05-01 | 湖南工业大学 | 采样式干扰脉冲过滤方法 |
CN109450421A (zh) * | 2018-12-17 | 2019-03-08 | 上海艾为电子技术股份有限公司 | 一种模拟开关开启电路及方法 |
CN112019195A (zh) * | 2020-08-28 | 2020-12-01 | 广东电网有限责任公司广州供电局 | 一种基于双向反激均衡电路控制信号产生的专用集成电路 |
Families Citing this family (126)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
DE19929337C2 (de) * | 1999-06-26 | 2002-04-25 | Alcatel Sa | Verfahren zum Generieren eines Taktes für den Rückkanal eines bidirektionalen Punkt-zu-Mehrpunkt Netzwerkes |
US6526374B1 (en) * | 1999-12-13 | 2003-02-25 | Agere Systems Inc. | Fractional PLL employing a phase-selection feedback counter |
JP3519693B2 (ja) * | 2000-04-04 | 2004-04-19 | 松下電器産業株式会社 | 多相クロック信号発生回路 |
JP3498069B2 (ja) * | 2000-04-27 | 2004-02-16 | Necエレクトロニクス株式会社 | クロック制御回路および方法 |
US6509773B2 (en) * | 2000-04-28 | 2003-01-21 | Broadcom Corporation | Phase interpolator device and method |
DE10028603C1 (de) * | 2000-06-09 | 2001-12-13 | Texas Instruments Deutschland | Schaltungsanordnung zur Erzeugung eines Ausgangs-Phasensignals mit einer bezüglich einer Referenzphase beliebig veränderlichen Phasenverschiebung |
JP3636657B2 (ja) * | 2000-12-21 | 2005-04-06 | Necエレクトロニクス株式会社 | クロックアンドデータリカバリ回路とそのクロック制御方法 |
US7569849B2 (en) | 2001-02-16 | 2009-08-04 | Ignis Innovation Inc. | Pixel driver circuit and pixel circuit having the pixel driver circuit |
US6809567B1 (en) * | 2001-04-09 | 2004-10-26 | Silicon Image | System and method for multiple-phase clock generation |
US8385476B2 (en) * | 2001-04-25 | 2013-02-26 | Texas Instruments Incorporated | Digital phase locked loop |
US7602818B2 (en) * | 2001-04-27 | 2009-10-13 | The Boeing Company | Fibre channel transceiver |
JP4544780B2 (ja) * | 2001-05-24 | 2010-09-15 | ルネサスエレクトロニクス株式会社 | クロック制御回路 |
US6653879B2 (en) * | 2001-05-25 | 2003-11-25 | Infineon Technologies Ag | Method and system for managing a pulse width of a signal pulse |
US7227920B2 (en) * | 2001-06-26 | 2007-06-05 | Nokia Corporation | Circuit and method for correcting clock duty cycle |
KR100374648B1 (ko) * | 2001-06-28 | 2003-03-03 | 삼성전자주식회사 | 전자파를 감소시키기 위한 위상동기루프회로 및 그의제어방법 |
CA2355067A1 (en) * | 2001-08-15 | 2003-02-15 | Ignis Innovations Inc. | Metastability insensitive integrated thin film multiplexer |
DE10140485C2 (de) * | 2001-08-17 | 2003-09-18 | Infineon Technologies Ag | Verfahren und Vorrichtung zur Frequenzerzeugung |
JP4871462B2 (ja) * | 2001-09-19 | 2012-02-08 | エルピーダメモリ株式会社 | 補間回路とdll回路及び半導体集積回路 |
US7079615B2 (en) * | 2001-11-20 | 2006-07-18 | Hewlett-Packard Development Company, L.P. | Expanded comparator for control of digital delay lines in a delay locked loop or phase locked loop |
US6691291B2 (en) * | 2002-02-14 | 2004-02-10 | Sun Microsystems, Inc. | Method and system for estimating jitter in a delay locked loop |
GB2385728B (en) * | 2002-02-26 | 2006-07-12 | Fujitsu Ltd | Clock recovery circuitry |
JP3660638B2 (ja) * | 2002-03-27 | 2005-06-15 | 株式会社東芝 | クロック抽出回路 |
JP3802447B2 (ja) * | 2002-05-17 | 2006-07-26 | Necエレクトロニクス株式会社 | クロックアンドデータリカバリ回路とそのクロック制御方法 |
US7292629B2 (en) | 2002-07-12 | 2007-11-06 | Rambus Inc. | Selectable-tap equalizer |
TWI289973B (en) * | 2002-10-10 | 2007-11-11 | Via Tech Inc | Method and related circuitry for multiple phase splitting by phase interpolation |
DE10330796B4 (de) * | 2002-10-30 | 2023-09-14 | Hynix Semiconductor Inc. | Registergesteuerter Delay Locked Loop mit Beschleunigungsmodus |
CA2419704A1 (en) | 2003-02-24 | 2004-08-24 | Ignis Innovation Inc. | Method of manufacturing a pixel with organic light-emitting diode |
JP2004287691A (ja) * | 2003-03-20 | 2004-10-14 | Renesas Technology Corp | 半導体集積回路 |
JP4335586B2 (ja) * | 2003-06-11 | 2009-09-30 | Necエレクトロニクス株式会社 | クロックアンドデータリカバリ回路 |
JP2005004451A (ja) * | 2003-06-11 | 2005-01-06 | Nec Electronics Corp | スペクトラム拡散クロック発生装置 |
CA2443206A1 (en) | 2003-09-23 | 2005-03-23 | Ignis Innovation Inc. | Amoled display backplanes - pixel driver circuits, array architecture, and external compensation |
TWI244267B (en) | 2003-10-31 | 2005-11-21 | Realtek Semiconductor Corp | Circuit and method for phase delay |
US7050919B1 (en) * | 2003-11-19 | 2006-05-23 | Analog Devices, Inc. | Method and apparatus for autocalibrating a plurality of phase-delayed clock signal edges within a reference clock period |
US7061285B2 (en) * | 2004-04-15 | 2006-06-13 | Woods Paul R | Clock doubler |
KR101239586B1 (ko) * | 2004-05-13 | 2013-03-05 | 톰슨 라이센싱 | 지터 클록 소스의 존재하에 클록 발생기를 동기화하기 위한방법 및 장치 |
CA2472671A1 (en) | 2004-06-29 | 2005-12-29 | Ignis Innovation Inc. | Voltage-programming scheme for current-driven amoled displays |
JP2006031510A (ja) * | 2004-07-20 | 2006-02-02 | Nec Electronics Corp | ジッタ解析方法、ジッタ解析装置及びジッタ解析プログラム |
TWM260977U (en) * | 2004-07-28 | 2005-04-01 | Princeton Technology Corp | Light emitting diode display driving circuit with current compensation function |
US8270501B2 (en) | 2004-08-18 | 2012-09-18 | Rambus Inc. | Clocking architectures in high-speed signaling systems |
JP4657662B2 (ja) * | 2004-09-10 | 2011-03-23 | ルネサスエレクトロニクス株式会社 | クロックアンドデータリカバリ回路 |
JP4703997B2 (ja) * | 2004-09-28 | 2011-06-15 | 富士通セミコンダクター株式会社 | 半導体集積回路 |
US7116147B2 (en) * | 2004-10-18 | 2006-10-03 | Freescale Semiconductor, Inc. | Circuit and method for interpolative delay |
US7599458B2 (en) * | 2004-10-19 | 2009-10-06 | Hewlett-Packard Development Company, L.P. | System and method to reduce jitter |
US8164501B2 (en) * | 2004-10-28 | 2012-04-24 | Broadcom Corporation | Method and system for time interleaved digital to analog conversion for a cable modem |
US7583459B1 (en) | 2004-11-18 | 2009-09-01 | Marvell International Ltd. | Method and apparatus for write precompensation in a magnetic recording system |
CA2490858A1 (en) | 2004-12-07 | 2006-06-07 | Ignis Innovation Inc. | Driving method for compensated voltage-programming of amoled displays |
JP4587798B2 (ja) * | 2004-12-08 | 2010-11-24 | ルネサスエレクトロニクス株式会社 | スペクトラム拡散クロック発生装置 |
US7848473B2 (en) * | 2004-12-22 | 2010-12-07 | Agere Systems Inc. | Phase interpolator having a phase jump |
CA2495726A1 (en) | 2005-01-28 | 2006-07-28 | Ignis Innovation Inc. | Locally referenced voltage programmed pixel for amoled displays |
TWI378648B (en) * | 2005-03-21 | 2012-12-01 | Integrated Device Tech | Frequency calibration system and apparatus and method for frequency calibration of an oscillator |
KR100679261B1 (ko) * | 2005-05-10 | 2007-02-05 | 삼성전자주식회사 | 위상 인터폴레이션 회로 및 그에 따른 위상 인터폴레이션신호의 발생방법 |
JP4793595B2 (ja) | 2005-08-09 | 2011-10-12 | 日本電気株式会社 | 周波数シンセサイザ |
US7379382B2 (en) | 2005-10-28 | 2008-05-27 | Micron Technology, Inc. | System and method for controlling timing of output signals |
CN1777032B (zh) * | 2005-12-06 | 2010-12-08 | 东南大学 | 四通道无失配时钟控制电路 |
US7642865B2 (en) * | 2005-12-30 | 2010-01-05 | Stmicroelectronics Pvt. Ltd. | System and method for multiple-phase clock generation |
US7724857B2 (en) * | 2006-03-15 | 2010-05-25 | Agere Systems Inc. | Method and apparatus for improving linearity in clock and data recovery systems |
JP2007265327A (ja) * | 2006-03-30 | 2007-10-11 | Fujitsu Ltd | 電子装置のクロック発生回路の検査方法及び電子装置 |
EP2008264B1 (en) | 2006-04-19 | 2016-11-16 | Ignis Innovation Inc. | Stable driving scheme for active matrix displays |
US20070271052A1 (en) * | 2006-05-16 | 2007-11-22 | Abel Christopher J | Method and apparatus for measuring duty cycle based on data eye monitor |
FR2901930B1 (fr) * | 2006-05-31 | 2008-09-05 | Valeo Equip Electr Moteur | Procede et dispositif de generation de signaux binaires dephases et leur utilisation |
US7817764B2 (en) * | 2006-09-13 | 2010-10-19 | Sony Corporation | System and method for utilizing a phase interpolator to support a data transmission procedure |
US7564284B2 (en) * | 2007-03-26 | 2009-07-21 | Infineon Technologies Ag | Time delay circuit and time to digital converter |
US7966510B2 (en) * | 2007-11-30 | 2011-06-21 | Alcatel Lucent | Dynamic frequency adjustment for interoperability of differential clock recovery methods |
EP2256969B1 (en) * | 2008-03-04 | 2018-08-15 | NEC Corporation | Signal multiplexing method, signal demultiplexing method, digital signal reference frequency correction method, multiplexer, demultiplexer, wireless communication system, and digital signal referency frequency corrector |
US8093930B2 (en) * | 2008-03-19 | 2012-01-10 | Integrated Device Technology, Inc | High frequency fractional-N divider |
KR100868299B1 (ko) * | 2008-03-20 | 2008-11-11 | 주식회사 아나패스 | 클록 정보와 함께 데이터를 전송하는 방법 및 장치 |
JP2009239768A (ja) * | 2008-03-28 | 2009-10-15 | Hitachi Ltd | 半導体集積回路装置、及び、クロックデータ復元方法 |
KR101499176B1 (ko) * | 2008-04-08 | 2015-03-06 | 삼성전자주식회사 | 클럭 신호의 위상 튜닝 방법 및 그 장치 |
KR100967103B1 (ko) * | 2008-06-30 | 2010-07-05 | 주식회사 하이닉스반도체 | 클럭생성회로 및 클럭생성방법 |
US8407511B2 (en) * | 2008-08-28 | 2013-03-26 | Agere Systems Llc | Method and apparatus for generating early or late sampling clocks for CDR data recovery |
JP2010109728A (ja) * | 2008-10-30 | 2010-05-13 | Fujitsu Ltd | 位相補間回路 |
KR100992000B1 (ko) * | 2008-12-11 | 2010-11-04 | 주식회사 하이닉스반도체 | 다중 위상 클럭 생성 회로 및 그 제어 방법 |
JP5447511B2 (ja) * | 2009-05-18 | 2014-03-19 | 日本電気株式会社 | 通信回路および通信方法 |
IT1394705B1 (it) * | 2009-05-29 | 2012-07-13 | St Microelectronics Srl | Divisore di un segnale multifase. |
JP2011055048A (ja) * | 2009-08-31 | 2011-03-17 | Renesas Electronics Corp | 多相クロック生成回路 |
JP5499635B2 (ja) * | 2009-10-29 | 2014-05-21 | 日本電気株式会社 | 多相クロック発生回路 |
US8283967B2 (en) | 2009-11-12 | 2012-10-09 | Ignis Innovation Inc. | Stable current source for system integration to display substrate |
KR101306458B1 (ko) * | 2009-12-17 | 2013-09-09 | 한국전자통신연구원 | 주파수 합성 장치 및 방법 |
JP5772188B2 (ja) * | 2011-04-27 | 2015-09-02 | 富士通株式会社 | 位相補間回路および半導体装置 |
US9134825B2 (en) | 2011-05-17 | 2015-09-15 | Ignis Innovation Inc. | Systems and methods for display systems with dynamic power control |
US9606607B2 (en) | 2011-05-17 | 2017-03-28 | Ignis Innovation Inc. | Systems and methods for display systems with dynamic power control |
US8451042B2 (en) * | 2011-06-03 | 2013-05-28 | Texas Instruments Incorporated | Apparatus and system of implementation of digital phase interpolator with improved linearity |
WO2013006231A2 (en) | 2011-07-01 | 2013-01-10 | Rambus Inc. | Low-latency, frequency-agile clock multiplier |
US8901579B2 (en) | 2011-08-03 | 2014-12-02 | Ignis Innovation Inc. | Organic light emitting diode and method of manufacturing |
US9070775B2 (en) | 2011-08-03 | 2015-06-30 | Ignis Innovations Inc. | Thin film transistor |
JP5716609B2 (ja) * | 2011-08-25 | 2015-05-13 | 日本電気株式会社 | 多相クロック発生回路、及び多相クロック発生方法 |
US8768268B2 (en) * | 2011-11-18 | 2014-07-01 | Aviacomm Inc. | Fractional-N synthesizer |
US10089924B2 (en) | 2011-11-29 | 2018-10-02 | Ignis Innovation Inc. | Structural and low-frequency non-uniformity compensation |
US9385169B2 (en) | 2011-11-29 | 2016-07-05 | Ignis Innovation Inc. | Multi-functional active matrix organic light-emitting diode display |
US9048999B2 (en) * | 2012-04-19 | 2015-06-02 | Intel Corporation | Unequalized clock data recovery for serial I/O receiver |
JP5926125B2 (ja) | 2012-06-08 | 2016-05-25 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
EP2704339B1 (en) * | 2012-09-04 | 2017-11-22 | OCT Circuit Technologies International Limited | Built-in self-test technique for detection of imperfectly connected antenna in OFDM transceivers |
CN103795375B (zh) * | 2012-10-30 | 2016-12-21 | 瑞昱半导体股份有限公司 | 占空比调整电路及其方法 |
TWI513193B (zh) * | 2012-11-30 | 2015-12-11 | Global Unichip Corp | 相位偏移抵消電路及相關的時脈產生器 |
US9721505B2 (en) | 2013-03-08 | 2017-08-01 | Ignis Innovation Inc. | Pixel circuits for AMOLED displays |
WO2014140992A1 (en) | 2013-03-15 | 2014-09-18 | Ignis Innovation Inc. | Dynamic adjustment of touch resolutions on an amoled display |
US9502653B2 (en) | 2013-12-25 | 2016-11-22 | Ignis Innovation Inc. | Electrode contacts |
US9927489B2 (en) * | 2014-01-15 | 2018-03-27 | International Business Machines Corporation | Testing integrated circuit designs containing multiple phase rotators |
US9350336B2 (en) * | 2014-02-05 | 2016-05-24 | Texas Instruments Incorporated | Timing compensation using the system clock |
CN103944544B (zh) * | 2014-02-27 | 2017-01-04 | 英特尔公司 | 多相位信号产生器及多相位信号产生方法 |
US10997901B2 (en) | 2014-02-28 | 2021-05-04 | Ignis Innovation Inc. | Display system |
US10176752B2 (en) | 2014-03-24 | 2019-01-08 | Ignis Innovation Inc. | Integrated gate driver |
US9407245B2 (en) * | 2014-06-30 | 2016-08-02 | Intel IP Corporation | System for digitally controlled edge interpolator linearization |
CN104270122B (zh) * | 2014-09-16 | 2017-03-29 | 中国科学院微电子研究所 | 一种占空比校正电路 |
CA2872563A1 (en) | 2014-11-28 | 2016-05-28 | Ignis Innovation Inc. | High pixel density array architecture |
US9490784B2 (en) * | 2014-12-09 | 2016-11-08 | Qualcomm Incorporated | Apparatus and method for generating quadrupled reference clock from single ended crystal oscillator |
US10373554B2 (en) | 2015-07-24 | 2019-08-06 | Ignis Innovation Inc. | Pixels and reference circuits and timing techniques |
US10657895B2 (en) | 2015-07-24 | 2020-05-19 | Ignis Innovation Inc. | Pixels and reference circuits and timing techniques |
CA2898282A1 (en) | 2015-07-24 | 2017-01-24 | Ignis Innovation Inc. | Hybrid calibration of current sources for current biased voltage progra mmed (cbvp) displays |
CA2909813A1 (en) | 2015-10-26 | 2017-04-26 | Ignis Innovation Inc | High ppi pattern orientation |
US9590797B1 (en) * | 2016-04-29 | 2017-03-07 | Cavium, Inc. | Edge rate control calibration |
US9954539B2 (en) * | 2016-07-11 | 2018-04-24 | Xilinx, Inc. | Method and apparatus for clock phase generation |
KR101775636B1 (ko) * | 2016-08-31 | 2017-09-06 | 금오공과대학교 산학협력단 | 주파수 합성기를 구비한 클럭신호 생성 회로 |
US10586491B2 (en) | 2016-12-06 | 2020-03-10 | Ignis Innovation Inc. | Pixel circuits for mitigation of hysteresis |
JP6828482B2 (ja) | 2017-02-08 | 2021-02-10 | オムロン株式会社 | 制御システム、およびパルス出力装置 |
US10714018B2 (en) | 2017-05-17 | 2020-07-14 | Ignis Innovation Inc. | System and method for loading image correction data for displays |
TWI625618B (zh) * | 2017-07-11 | 2018-06-01 | 新唐科技股份有限公司 | 可程式化接腳位準的控制電路 |
US10483956B2 (en) | 2017-07-20 | 2019-11-19 | Rohm Co., Ltd. | Phase interpolator, timing generator, and semiconductor integrated circuit |
US11025899B2 (en) | 2017-08-11 | 2021-06-01 | Ignis Innovation Inc. | Optical correction systems and methods for correcting non-uniformity of emissive display devices |
US10971078B2 (en) | 2018-02-12 | 2021-04-06 | Ignis Innovation Inc. | Pixel measurement through data line |
US11265009B2 (en) * | 2019-05-30 | 2022-03-01 | Texas Instruments Incorporated | Waveform synthesizer using multiple digital-to-analog converters |
US10715038B1 (en) * | 2019-11-29 | 2020-07-14 | Realtek Semiconductor Corp. | Apparatus and method for frequency quintupling |
WO2022210592A1 (ja) * | 2021-03-31 | 2022-10-06 | ソニーセミコンダクタソリューションズ株式会社 | 半導体回路及び電子機器 |
CN116073820A (zh) * | 2021-10-29 | 2023-05-05 | 瑞昱半导体股份有限公司 | 时钟信号产生电路 |
CN114726367B (zh) * | 2022-06-02 | 2022-08-23 | 上海泰矽微电子有限公司 | 一种基于门控的低抖动时钟分频电路及控制方法 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5485490A (en) * | 1992-05-28 | 1996-01-16 | Rambus, Inc. | Method and circuitry for clock synchronization |
KR960002463B1 (ko) * | 1993-12-11 | 1996-02-17 | 한국전기통신공사 | 고속데이타 전송에서의 디지틀 데이타 리타이밍 장치 |
GB9411602D0 (en) * | 1994-06-09 | 1994-08-03 | Inmos Ltd | Pulse generation |
JPH0936713A (ja) * | 1995-07-25 | 1997-02-07 | Fanuc Ltd | 周波数逓倍装置 |
US6125157A (en) * | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
US5841325A (en) * | 1997-05-12 | 1998-11-24 | Hewlett-Packard Company | Fully-integrated high-speed interleaved voltage-controlled ring oscillator |
JP3955150B2 (ja) * | 1998-01-08 | 2007-08-08 | 富士通株式会社 | 位相インターポレータ、タイミング信号発生回路、および、該タイミング信号発生回路が適用される半導体集積回路装置並びに半導体集積回路システム |
US6247138B1 (en) * | 1997-06-12 | 2001-06-12 | Fujitsu Limited | Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
JP3220052B2 (ja) * | 1997-06-13 | 2001-10-22 | 日本電気株式会社 | クロック制御装置 |
JP3346224B2 (ja) * | 1997-06-13 | 2002-11-18 | 日本電気株式会社 | クロック信号制御装置 |
US5945862A (en) * | 1997-07-31 | 1999-08-31 | Rambus Incorporated | Circuitry for the delay adjustment of a clock signal |
KR100261295B1 (ko) * | 1997-12-03 | 2000-07-01 | 이계철 | 준안정이 고려된 디지털 위상 정렬장치 |
KR19990053227A (ko) * | 1997-12-23 | 1999-07-15 | 정선종 | 주파수 체배 장치 |
DE19817722C2 (de) * | 1998-04-21 | 2003-02-27 | Grieshaber Vega Kg | Verfahren und Anordnung zur Auswertung der Admittanz einer variablen Messkapazität |
JP3415444B2 (ja) * | 1998-06-12 | 2003-06-09 | Necエレクトロニクス株式会社 | クロック制御方法および回路 |
JP2000059183A (ja) * | 1998-08-05 | 2000-02-25 | Mitsubishi Electric Corp | 同期逓倍クロック信号生成回路 |
JP3808670B2 (ja) * | 1999-08-19 | 2006-08-16 | 富士通株式会社 | 半導体集積回路 |
JP3394013B2 (ja) * | 1999-12-24 | 2003-04-07 | 松下電器産業株式会社 | データ抽出回路およびデータ抽出システム |
-
2000
- 2000-03-24 JP JP2000083579A patent/JP3495311B2/ja not_active Expired - Fee Related
-
2001
- 2001-03-02 TW TW090104823A patent/TW556072B/zh not_active IP Right Cessation
- 2001-03-23 EP EP01107301A patent/EP1139201A3/en not_active Withdrawn
- 2001-03-23 US US09/815,846 patent/US6380774B2/en not_active Expired - Lifetime
- 2001-03-23 EP EP10005592A patent/EP2221968A3/en not_active Withdrawn
- 2001-03-23 EP EP10005594A patent/EP2221970A3/en not_active Withdrawn
- 2001-03-23 CN CNB011100028A patent/CN1279417C/zh not_active Expired - Fee Related
- 2001-03-23 KR KR10-2001-0015087A patent/KR100436604B1/ko not_active IP Right Cessation
- 2001-03-23 EP EP10005593A patent/EP2221969A3/en not_active Withdrawn
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100334521C (zh) * | 2004-02-28 | 2007-08-29 | 鸿富锦精密工业(深圳)有限公司 | 时钟管理***及方法 |
CN101636991B (zh) * | 2007-02-27 | 2012-11-28 | 佳能株式会社 | 数据通信设备、数据通信***和数据通信方法 |
CN103516353A (zh) * | 2012-06-29 | 2014-01-15 | 国际商业机器公司 | 产生时钟信号的方法 |
CN103516353B (zh) * | 2012-06-29 | 2016-05-25 | 国际商业机器公司 | 产生时钟信号的方法 |
CN104079755A (zh) * | 2013-03-29 | 2014-10-01 | 京瓷办公信息***株式会社 | 半导体集成电路、信息处理装置以及图像形成装置 |
CN104079755B (zh) * | 2013-03-29 | 2017-04-26 | 京瓷办公信息***株式会社 | 半导体集成电路、信息处理装置以及图像形成装置 |
CN107959489A (zh) * | 2016-10-14 | 2018-04-24 | 万国半导体(开曼)股份有限公司 | 带有可控相位节点振铃的开关电路 |
CN107959489B (zh) * | 2016-10-14 | 2021-09-28 | 万国半导体(开曼)股份有限公司 | 带有可控相位节点振铃的开关电路 |
CN107979357A (zh) * | 2017-11-16 | 2018-05-01 | 湖南工业大学 | 采样式干扰脉冲过滤方法 |
CN109450421A (zh) * | 2018-12-17 | 2019-03-08 | 上海艾为电子技术股份有限公司 | 一种模拟开关开启电路及方法 |
CN109450421B (zh) * | 2018-12-17 | 2023-09-01 | 上海艾为电子技术股份有限公司 | 一种模拟开关开启电路及方法 |
CN112019195A (zh) * | 2020-08-28 | 2020-12-01 | 广东电网有限责任公司广州供电局 | 一种基于双向反激均衡电路控制信号产生的专用集成电路 |
Also Published As
Publication number | Publication date |
---|---|
EP2221969A3 (en) | 2010-09-08 |
CN1279417C (zh) | 2006-10-11 |
EP2221968A3 (en) | 2010-09-08 |
EP1139201A3 (en) | 2009-09-02 |
KR100436604B1 (ko) | 2004-06-22 |
KR20010090518A (ko) | 2001-10-18 |
EP2221968A2 (en) | 2010-08-25 |
JP2001273048A (ja) | 2001-10-05 |
JP3495311B2 (ja) | 2004-02-09 |
TW556072B (en) | 2003-10-01 |
US6380774B2 (en) | 2002-04-30 |
EP2221969A2 (en) | 2010-08-25 |
EP2221970A2 (en) | 2010-08-25 |
US20010026179A1 (en) | 2001-10-04 |
EP2221970A3 (en) | 2010-12-15 |
EP1139201A2 (en) | 2001-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1279417C (zh) | 时钟控制电路和时钟控制方法 | |
CN100336304C (zh) | 时钟控制方法及其控制电路 | |
CN1181613C (zh) | 时钟控制方法和电路 | |
CN1216324C (zh) | 多相时钟发生电路 | |
CN1260892C (zh) | 具有占空比校正电路的模拟延迟锁定环 | |
CN1203613C (zh) | 定时差分割电路、时钟控制电路和信号控制方法 | |
CN1172440C (zh) | 时钟控制电路和方法 | |
CN101043214A (zh) | 延迟电路和延迟同步回路装置 | |
CN1178391C (zh) | 时钟信号控制方法及其装置 | |
CN1297069C (zh) | 可设定或控制时钟信号的占空比的时钟生成电路及其*** | |
CN1144926A (zh) | 时钟产生电路,锁相环电路,半导体装置以及设计方法 | |
CN1405650A (zh) | 插补电路和dll电路及半导体集成电路 | |
JP5018757B2 (ja) | パラレル−シリアル変換器及びデータ受信システム | |
CN1476194A (zh) | 时钟恢复电路 | |
CN1169298C (zh) | 时钟信号的控制方法及其装置 | |
CN1833175A (zh) | 时序比较器、数据取样装置、以及测试装置 | |
CN101060507A (zh) | 数据通信设备、数据通信***和数据通信方法 | |
CN1751440A (zh) | 数字pll电路 | |
JP4587798B2 (ja) | スペクトラム拡散クロック発生装置 | |
JP2005004451A (ja) | スペクトラム拡散クロック発生装置 | |
CN1181611C (zh) | 环形振荡电路及延迟电路 | |
CN1209930C (zh) | 同步处理电路 | |
JP2007228145A (ja) | 半導体集積回路 | |
CN1221878C (zh) | 准同步多级同步事件装置 | |
KR20230169726A (ko) | 위상 혼합 회로 및 이를 포함하는 다위상 클록 신호 정렬 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
ASS | Succession or assignment of patent right |
Owner name: NEC ELECTRONICS TAIWAN LTD. Free format text: FORMER OWNER: NIPPON ELECTRIC CO., LTD. Effective date: 20030604 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20030604 Address after: Kanagawa, Japan Applicant after: NEC Corp. Address before: Tokyo, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: RENESAS ELECTRONICS CORPORATION Free format text: FORMER NAME: NEC CORP. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa, Japan Patentee after: Renesas Electronics Corporation Address before: Kanagawa, Japan Patentee before: NEC Corp. |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20061011 Termination date: 20140323 |