CN1751440A - 数字pll电路 - Google Patents
数字pll电路 Download PDFInfo
- Publication number
- CN1751440A CN1751440A CNA038260859A CN03826085A CN1751440A CN 1751440 A CN1751440 A CN 1751440A CN A038260859 A CNA038260859 A CN A038260859A CN 03826085 A CN03826085 A CN 03826085A CN 1751440 A CN1751440 A CN 1751440A
- Authority
- CN
- China
- Prior art keywords
- frequency
- signal
- circuit
- output
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000052 comparative effect Effects 0.000 claims description 33
- 230000007423 decrease Effects 0.000 claims description 27
- 238000000034 method Methods 0.000 claims description 27
- 230000001360 synchronised effect Effects 0.000 claims description 25
- 238000004364 calculation method Methods 0.000 claims description 24
- 238000006243 chemical reaction Methods 0.000 claims description 20
- 230000008569 process Effects 0.000 claims description 13
- 230000007704 transition Effects 0.000 claims description 12
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 claims 2
- 101100191136 Arabidopsis thaliana PCMP-A2 gene Proteins 0.000 description 28
- 101100048260 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) UBX2 gene Proteins 0.000 description 28
- 101100422768 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) SUL2 gene Proteins 0.000 description 25
- 238000010586 diagram Methods 0.000 description 22
- 230000000630 rising effect Effects 0.000 description 18
- 230000000694 effects Effects 0.000 description 12
- 230000008859 change Effects 0.000 description 10
- 230000004044 response Effects 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 8
- 238000005520 cutting process Methods 0.000 description 8
- 230000010355 oscillation Effects 0.000 description 6
- 101000685663 Homo sapiens Sodium/nucleoside cotransporter 1 Proteins 0.000 description 4
- 101000821827 Homo sapiens Sodium/nucleoside cotransporter 2 Proteins 0.000 description 4
- 102100023116 Sodium/nucleoside cotransporter 1 Human genes 0.000 description 4
- 102100021541 Sodium/nucleoside cotransporter 2 Human genes 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- YIQAOPNCIJVKDN-XKNYDFJKSA-N Ala-Asn-Asp-Pro Chemical compound C[C@H](N)C(=O)N[C@@H](CC(N)=O)C(=O)N[C@@H](CC(O)=O)C(=O)N1CCC[C@H]1C(O)=O YIQAOPNCIJVKDN-XKNYDFJKSA-N 0.000 description 3
- 102100026191 Class E basic helix-loop-helix protein 40 Human genes 0.000 description 3
- 101710130550 Class E basic helix-loop-helix protein 40 Proteins 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 2
- 230000000979 retarding effect Effects 0.000 description 2
- 238000005728 strengthening Methods 0.000 description 2
- 102100026190 Class E basic helix-loop-helix protein 41 Human genes 0.000 description 1
- 101000765033 Homo sapiens Class E basic helix-loop-helix protein 41 Proteins 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/50—All digital phase-locked loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (27)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2003/002637 WO2004079913A1 (ja) | 2003-03-06 | 2003-03-06 | ディジタルpll回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1751440A true CN1751440A (zh) | 2006-03-22 |
CN100563108C CN100563108C (zh) | 2009-11-25 |
Family
ID=32948257
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038260859A Expired - Fee Related CN100563108C (zh) | 2003-03-06 | 2003-03-06 | 数字pll电路 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7567101B2 (zh) |
JP (1) | JP3869447B2 (zh) |
CN (1) | CN100563108C (zh) |
WO (1) | WO2004079913A1 (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102187578A (zh) * | 2008-10-17 | 2011-09-14 | 马维尔国际贸易有限公司 | 用于确定参考时钟频率和/或锁定环路振荡器的方法、算法、电路和*** |
CN102832930A (zh) * | 2011-06-14 | 2012-12-19 | 新加坡商格罗方德半导体私人有限公司 | 数字锁相回路***及方法 |
CN103034103A (zh) * | 2011-10-07 | 2013-04-10 | 三星电子株式会社 | 成像装置的定影器件以及检测漏电流的方法 |
CN103269220A (zh) * | 2013-05-30 | 2013-08-28 | 上海坤锐电子科技有限公司 | 基于数字琐相环的nfc有源负载调制的时钟恢复电路 |
CN104280613A (zh) * | 2014-10-15 | 2015-01-14 | 成都振芯科技股份有限公司 | 一种片内信号间的相位检测与同步电路及其同步方法 |
CN105959001A (zh) * | 2016-04-18 | 2016-09-21 | 南华大学 | 变频域全数字锁相环及锁相控制方法 |
CN108923782A (zh) * | 2018-07-19 | 2018-11-30 | 深圳大学 | 一种全数字锁相环及其快速锁相方法 |
CN115441866A (zh) * | 2022-09-16 | 2022-12-06 | 武汉市聚芯微电子有限责任公司 | 基于分频加速的相位追踪环路和方法及电子设备 |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2427085A (en) * | 2005-06-08 | 2006-12-13 | Zarlink Semiconductor Ltd | Variable signal delaying circuit, quadrature frequency converter and radio frequency tuner |
JP2007219642A (ja) | 2006-02-14 | 2007-08-30 | Fanuc Ltd | 制御システム |
US7916824B2 (en) * | 2006-08-18 | 2011-03-29 | Texas Instruments Incorporated | Loop bandwidth enhancement technique for a digital PLL and a HF divider that enables this technique |
GB0622948D0 (en) * | 2006-11-17 | 2006-12-27 | Zarlink Semiconductor Inc | A digital phase locked loop |
US8369452B2 (en) * | 2007-12-07 | 2013-02-05 | Micron Technology, Inc. | Majority detector apparatus, systems, and methods |
EP2337011A4 (en) * | 2008-10-14 | 2012-04-11 | Sharp Kk | METHOD FOR CONTROLLING LAMP IGNITION / EXTINGUISHMENT OPERATION, CLOCK GENERATING METHOD, CLOCK GENERATING CIRCUIT, LIGHT SOURCE CONTROL CIRCUIT, AND DISPLAY DEVICE |
TWI427931B (zh) * | 2010-07-05 | 2014-02-21 | Univ Nat Yunlin Sci & Tech | Full digital fast lock pulse width lock loop |
US9350336B2 (en) * | 2014-02-05 | 2016-05-24 | Texas Instruments Incorporated | Timing compensation using the system clock |
JP2017525862A (ja) | 2014-08-18 | 2017-09-07 | スリーエム イノベイティブ プロパティズ カンパニー | ポリマーネットを含むレスピレータ及びポリマーネットを含むレスピレータを形成する方法 |
PT108094B (pt) * | 2014-12-09 | 2017-02-13 | Sapec Agro S A | Formulação herbicida compreendendo diclofope-metilo e clodinafope-propargilo |
US9621040B2 (en) * | 2015-08-20 | 2017-04-11 | Sanken Electric Co., Ltd. | PWM signal generator and switching power supply device having same |
US10516403B1 (en) * | 2019-02-27 | 2019-12-24 | Ciena Corporation | High-order phase tracking loop with segmented proportional and integral controls |
US10790837B1 (en) * | 2019-10-22 | 2020-09-29 | Qualcomm Incorporated | Self-tuning digital clock generator |
US11791829B2 (en) | 2021-02-24 | 2023-10-17 | Morse Micro Pty. Ltd. | Digital phase-locked loop with fast output frequency digital control |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2824370B2 (ja) * | 1992-10-09 | 1998-11-11 | 三菱電機株式会社 | 位相同期ループ回路 |
US5436976A (en) * | 1992-12-28 | 1995-07-25 | Dougherty; Donald J. | Omni-directional stereo speaker |
US5475344A (en) * | 1994-02-22 | 1995-12-12 | The Board Of Trustees Of The Leland Stanford Junior University | Multiple interconnected ring oscillator circuit |
JPH08274629A (ja) | 1995-03-31 | 1996-10-18 | Seiko Epson Corp | ディジタルpll回路 |
KR100245579B1 (ko) * | 1995-12-28 | 2000-02-15 | 니시무로 타이죠 | 디지탈 pll회로 |
US6337589B1 (en) * | 1997-09-11 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Phase-lock loop with independent phase and frequency adjustments |
KR100295052B1 (ko) | 1998-09-02 | 2001-07-12 | 윤종용 | 전압제어지연라인의단위지연기들의수를가변시킬수있는제어부를구비하는지연동기루프및이에대한제어방법 |
US6326826B1 (en) | 1999-05-27 | 2001-12-04 | Silicon Image, Inc. | Wide frequency-range delay-locked loop circuit |
DE19946764C2 (de) * | 1999-09-29 | 2003-09-04 | Siemens Ag | Digitaler Phasenregelkreis |
US6356158B1 (en) * | 2000-05-02 | 2002-03-12 | Xilinx, Inc. | Phase-locked loop employing programmable tapped-delay-line oscillator |
US7113011B2 (en) * | 2004-06-21 | 2006-09-26 | Silicon Laboratories Inc. | Low power PLL for PWM switching digital control power supply |
-
2003
- 2003-03-06 WO PCT/JP2003/002637 patent/WO2004079913A1/ja active Application Filing
- 2003-03-06 JP JP2004569093A patent/JP3869447B2/ja not_active Expired - Fee Related
- 2003-03-06 CN CNB038260859A patent/CN100563108C/zh not_active Expired - Fee Related
-
2005
- 2005-09-01 US US11/216,166 patent/US7567101B2/en not_active Expired - Fee Related
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102187578B (zh) * | 2008-10-17 | 2014-08-06 | 马维尔国际贸易有限公司 | 用于确定参考时钟频率和/或锁定环路振荡器的方法、算法、电路和*** |
US8830002B2 (en) | 2008-10-17 | 2014-09-09 | Marvell World Trade Ltd. | Methods, algorithms, circuits, and systems for determining a reference clock frequency and/or locking a loop oscillator |
CN102187578A (zh) * | 2008-10-17 | 2011-09-14 | 马维尔国际贸易有限公司 | 用于确定参考时钟频率和/或锁定环路振荡器的方法、算法、电路和*** |
CN102832930B (zh) * | 2011-06-14 | 2015-11-25 | 新加坡商格罗方德半导体私人有限公司 | 数字锁相回路***及方法 |
CN102832930A (zh) * | 2011-06-14 | 2012-12-19 | 新加坡商格罗方德半导体私人有限公司 | 数字锁相回路***及方法 |
CN103034103A (zh) * | 2011-10-07 | 2013-04-10 | 三星电子株式会社 | 成像装置的定影器件以及检测漏电流的方法 |
CN103269220A (zh) * | 2013-05-30 | 2013-08-28 | 上海坤锐电子科技有限公司 | 基于数字琐相环的nfc有源负载调制的时钟恢复电路 |
CN104280613A (zh) * | 2014-10-15 | 2015-01-14 | 成都振芯科技股份有限公司 | 一种片内信号间的相位检测与同步电路及其同步方法 |
CN104280613B (zh) * | 2014-10-15 | 2017-03-08 | 成都振芯科技股份有限公司 | 一种片内信号间的相位检测与同步电路及其同步方法 |
CN105959001A (zh) * | 2016-04-18 | 2016-09-21 | 南华大学 | 变频域全数字锁相环及锁相控制方法 |
CN105959001B (zh) * | 2016-04-18 | 2018-11-06 | 南华大学 | 变频域全数字锁相环及锁相控制方法 |
CN108923782A (zh) * | 2018-07-19 | 2018-11-30 | 深圳大学 | 一种全数字锁相环及其快速锁相方法 |
CN108923782B (zh) * | 2018-07-19 | 2021-09-07 | 深圳大学 | 一种全数字锁相环及其快速锁相方法 |
CN115441866A (zh) * | 2022-09-16 | 2022-12-06 | 武汉市聚芯微电子有限责任公司 | 基于分频加速的相位追踪环路和方法及电子设备 |
CN115441866B (zh) * | 2022-09-16 | 2023-09-01 | 武汉市聚芯微电子有限责任公司 | 基于分频加速的相位追踪环路和方法及电子设备 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2004079913A1 (ja) | 2006-06-08 |
CN100563108C (zh) | 2009-11-25 |
JP3869447B2 (ja) | 2007-01-17 |
US20060001464A1 (en) | 2006-01-05 |
WO2004079913A1 (ja) | 2004-09-16 |
US7567101B2 (en) | 2009-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1751440A (zh) | 数字pll电路 | |
CN1128520C (zh) | 时钟再生电路及其所用元件 | |
CN100336304C (zh) | 时钟控制方法及其控制电路 | |
CN1279417C (zh) | 时钟控制电路和时钟控制方法 | |
CN1266841C (zh) | 扩频时钟产生电路 | |
CN1198393C (zh) | Dc偏移补偿电路、差分放大电路、光电脉冲转换电路 | |
CN1237706C (zh) | 函数发生电路、晶体振荡装置以及晶体振荡装置的调整方法 | |
CN1135701C (zh) | 分频器电路和数字锁相环电路 | |
CN1612266A (zh) | 延迟锁定环及其控制方法 | |
CN1761184A (zh) | 高速时钟和数据恢复*** | |
CN1949703A (zh) | 收发装置和使用了该收发装置的通信*** | |
CN1581690A (zh) | 延迟电路和延迟同步回路装置 | |
CN1705300A (zh) | 利用通用标准调节多重控制回路的***和方法 | |
CN1086521C (zh) | 减小时钟信号和数据信号间失真的集成电路、***和方法 | |
CN101036291A (zh) | 接收电路及光接收电路 | |
CN1248823A (zh) | 锁相环电路及其控制方法 | |
CN1263228C (zh) | 高频开关、高频开关·放大电路及移动体通信终端 | |
CN1350234A (zh) | 采样时钟生成电路、数据传送控制装置和电子设备 | |
CN1638275A (zh) | 滤波器和通信仪器的自动调谐装置 | |
CN1212521A (zh) | 数控振荡电路和锁相环电路 | |
CN1248406C (zh) | 压电振荡器 | |
CN1279550A (zh) | 时钟信号控制方法及电路和使用其的数据传输装置 | |
CN1254028C (zh) | Sdh传输装置和sdh传输装置的帧定时再同步方法 | |
CN1471257A (zh) | 信号传送方法、***、逻辑电路及液晶驱动装置 | |
CN1627641A (zh) | 半导体电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081024 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081024 Address after: Tokyo, Japan, Japan Applicant after: Fujitsu Microelectronics Ltd. Address before: Kanagawa Applicant before: Fujitsu Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTORS CO., LTD Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
CP03 | Change of name, title or address |
Address after: Kanagawa Patentee after: Fujitsu Semiconductor Co., Ltd. Address before: Tokyo, Japan, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150519 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150519 Address after: Kanagawa Patentee after: Co., Ltd. Suo Si future Address before: Kanagawa Patentee before: Fujitsu Semiconductor Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091125 Termination date: 20200306 |