NO892151D0 - Synkroniseringsmetode. - Google Patents

Synkroniseringsmetode.

Info

Publication number
NO892151D0
NO892151D0 NO892151A NO892151A NO892151D0 NO 892151 D0 NO892151 D0 NO 892151D0 NO 892151 A NO892151 A NO 892151A NO 892151 A NO892151 A NO 892151A NO 892151 D0 NO892151 D0 NO 892151D0
Authority
NO
Norway
Prior art keywords
pulse
edge
time
received
bit clock
Prior art date
Application number
NO892151A
Other languages
English (en)
Other versions
NO180138B (no
NO180138C (no
NO892151L (no
Inventor
Dieter Pauer
Original Assignee
Alcatel Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Nv filed Critical Alcatel Nv
Publication of NO892151D0 publication Critical patent/NO892151D0/no
Publication of NO892151L publication Critical patent/NO892151L/no
Publication of NO180138B publication Critical patent/NO180138B/no
Publication of NO180138C publication Critical patent/NO180138C/no

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H03L7/0993—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
  • Luminescent Compositions (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Separation Of Suspended Particles By Flocculating Agents (AREA)
  • Dc Digital Transmission (AREA)
  • Manipulation Of Pulses (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Television Systems (AREA)
NO892151A 1988-06-03 1989-05-29 Fremgangsmåte og krets for å gjenvinne bitklokke NO180138C (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3818843A DE3818843A1 (de) 1988-06-03 1988-06-03 Verfahren und schaltungsanordnung zur rueckgewinnung eines bittaktes aus einem empfangenen digitalen nachrichtensignal

Publications (4)

Publication Number Publication Date
NO892151D0 true NO892151D0 (no) 1989-05-29
NO892151L NO892151L (no) 1989-12-04
NO180138B NO180138B (no) 1996-11-11
NO180138C NO180138C (no) 1997-02-19

Family

ID=6355738

Family Applications (1)

Application Number Title Priority Date Filing Date
NO892151A NO180138C (no) 1988-06-03 1989-05-29 Fremgangsmåte og krets for å gjenvinne bitklokke

Country Status (14)

Country Link
US (1) US5025461A (no)
EP (1) EP0345564B1 (no)
JP (1) JPH0761067B2 (no)
CN (1) CN1011460B (no)
AT (1) ATE117482T1 (no)
AU (1) AU614138B2 (no)
CA (1) CA1308448C (no)
DE (2) DE3818843A1 (no)
ES (1) ES2070143T3 (no)
FI (1) FI97584C (no)
MX (1) MX170655B (no)
NO (1) NO180138C (no)
PT (1) PT90723A (no)
ZA (1) ZA894069B (no)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW255079B (en) * 1994-09-30 1995-08-21 At & T Corp Communications unit with data and clock recovery circuit
JPH0923220A (ja) * 1995-05-05 1997-01-21 Philips Electron Nv クロック信号回復用の回路、制御ループ及びそれらからなる送信システム
US6522188B1 (en) 1998-04-10 2003-02-18 Top Layer Networks, Inc. High-speed data bus for network switching
US7002982B1 (en) * 1998-07-08 2006-02-21 Broadcom Corporation Apparatus and method for storing data
FR2781943B1 (fr) 1998-07-30 2000-09-15 Thomson Multimedia Sa Procede de recuperation d'horloge lors de l'echantillonnage de signaux de type numerique
US6343364B1 (en) * 2000-07-13 2002-01-29 Schlumberger Malco Inc. Method and device for local clock generation using universal serial bus downstream received signals DP and DM
US6862332B2 (en) 2001-02-27 2005-03-01 Toa Corporation Clock reproduction circuit
US6888905B1 (en) 2001-12-20 2005-05-03 Microtune (San Diego), Inc. Low deviation index demodulation scheme
JP3949081B2 (ja) * 2003-06-09 2007-07-25 株式会社東芝 サンプリング周波数変換装置
US7135905B2 (en) * 2004-10-12 2006-11-14 Broadcom Corporation High speed clock and data recovery system
EP1813029B1 (en) * 2004-11-12 2009-04-22 Analog Devices, Inc. Timing system and method for a wireless transceiver system
CN100397356C (zh) * 2004-12-17 2008-06-25 上海环达计算机科技有限公司 Pci测试卡及其测试方法
US8705680B2 (en) * 2006-06-29 2014-04-22 Nippon Telegraph And Telephone Corporation CDR circuit
KR101381359B1 (ko) * 2006-08-31 2014-04-04 가부시키가이샤 한도오따이 에네루기 켄큐쇼 클록 생성 회로 및 이 클록 생성 회로를 구비한 반도체장치
DE102007002302A1 (de) * 2007-01-16 2008-07-24 Austriamicrosystems Ag Anordnung und Verfahren zur Rückgewinnung eines Trägersignals und Demodulationseinrichtung
US7719256B1 (en) * 2008-03-20 2010-05-18 The United States Of America As Represented By The Secretary Of The Navy Method for determining a separation time
US20160112223A1 (en) * 2013-05-10 2016-04-21 Mitsubishi Electric Corporation Signal processing device

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3668315A (en) * 1970-05-15 1972-06-06 Hughes Aircraft Co Receiver timing and synchronization system
US3697689A (en) * 1970-12-23 1972-10-10 North American Rockwell Fine timing recovery system
DE2354103A1 (de) * 1973-10-29 1975-05-07 Siemens Ag Schaltungsanordnung zur regelung der phasenlage eines taktsignals
DE2435687C3 (de) * 1974-07-24 1979-06-07 Siemens Ag, 1000 Berlin Und 8000 Muenchen Schaltungsanordnung zum Empfangen von isochron binär modulierten Signalen in Fernmeldeanlagen
JPS5541074A (en) * 1978-09-19 1980-03-22 Fujitsu Ltd Timing pick up system
DE2935353A1 (de) * 1979-09-01 1981-03-19 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Einrichtung zum synchronisieren des empfangsbittaktes eines datenempfaengers entsprechend den bituebergaengen des datensignals
US4546394A (en) * 1982-01-29 1985-10-08 Sansui Electric Co., Ltd. Signal reconstruction circuit for digital signals
JPS59143444A (ja) * 1983-02-04 1984-08-17 Hitachi Ltd デイジタルフエ−ズロツクドル−プ回路
US4535461A (en) * 1983-06-01 1985-08-13 Cincinnati Electronics Corporation Digital clock bit synchronizer
JPS60251741A (ja) * 1984-05-28 1985-12-12 Fujitsu Ltd 識別回路
DE3679351D1 (de) * 1985-05-15 1991-06-27 Siemens Ag Schaltungsanordnung zur rueckgewinnung des taktes eines isochronen binaersignales.
IT1222405B (it) * 1987-07-30 1990-09-05 Gte Telecom Spa Estrattore digitale di segnale orologio con aggancio e correzione di fase per segnali bipolari
US4789996A (en) * 1988-01-28 1988-12-06 Siemens Transmission Systems, Inc. Center frequency high resolution digital phase-lock loop circuit
US4896337A (en) * 1988-04-08 1990-01-23 Ampex Corporation Adjustable frequency signal generator system with incremental control

Also Published As

Publication number Publication date
US5025461A (en) 1991-06-18
ATE117482T1 (de) 1995-02-15
MX170655B (es) 1993-09-03
AU614138B2 (en) 1991-08-22
ES2070143T3 (es) 1995-06-01
FI892643A0 (fi) 1989-05-31
CN1011460B (zh) 1991-01-30
ZA894069B (en) 1990-09-26
FI97584B (fi) 1996-09-30
EP0345564A2 (de) 1989-12-13
NO180138B (no) 1996-11-11
FI97584C (fi) 1997-01-10
EP0345564B1 (de) 1995-01-18
DE58908897D1 (de) 1995-03-02
CN1038736A (zh) 1990-01-10
NO180138C (no) 1997-02-19
PT90723A (pt) 1989-12-29
AU3502489A (en) 1989-12-07
NO892151L (no) 1989-12-04
JPH0250643A (ja) 1990-02-20
CA1308448C (en) 1992-10-06
FI892643A (fi) 1989-12-04
EP0345564A3 (de) 1991-04-10
DE3818843A1 (de) 1989-12-07
JPH0761067B2 (ja) 1995-06-28

Similar Documents

Publication Publication Date Title
NO892151L (no) Synkroniseringsmetode.
CA2109877A1 (en) Clock Recovery Circuit
KR940006346A (ko) 위상 동기 루프회로
JPS5545151A (en) Detection circuit for vertical synchronizing signal
FR2454227A1 (fr) Generateur de retard numerique pour circuits de synchronisation
CA2025660A1 (en) Clock jitter suppressing circuit
KR870005534A (ko) 비데오 레코더용 회로장치
GB1247717A (en) Electronic phasing system
JPH0157539B2 (no)
SU1306450A1 (ru) Устройство фазовой синхронизации
JPS5531386A (en) Time reference signal generator
SU1661744A1 (ru) Генератор сигналов специальной формы
SU1187259A1 (ru) Устройство дл преобразовани серии импульсов в пр моугольный импульс
JPS57174991A (en) Horizontal scanning period detecting circuit
SU1150621A1 (ru) Управл емый генератор синхроимпульсов
SU746887A1 (ru) Формирователь одиночных импульсов, синхронизированных тактовой частотой
CH617819GA3 (en) Clock timer for generating time signals
SU1107314A1 (ru) Устройство синхронизации
DE59009784D1 (de) Einrichtung zum Laufzeitausgleich und zur Jitterbereinigung eines empfangenen Datensignals.
SU758547A2 (ru) Устройство синхронизации с дискретным управлением
SU1229809A1 (ru) Способ магнитной записи цифровой информации
SU1548866A1 (ru) Синхронизатор приемной части телевизионной системы
SU869004A1 (ru) Устройство дл задержки импульсов
JPS6490634A (en) Receiver for spread spectrum signal
JPS6439145A (en) Circuit for switching data transfer timing