JPS60144252U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS60144252U
JPS60144252U JP1984031660U JP3166084U JPS60144252U JP S60144252 U JPS60144252 U JP S60144252U JP 1984031660 U JP1984031660 U JP 1984031660U JP 3166084 U JP3166084 U JP 3166084U JP S60144252 U JPS60144252 U JP S60144252U
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor device
insulating substrate
circuit elements
elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984031660U
Other languages
English (en)
Inventor
高田 潤二
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to JP1984031660U priority Critical patent/JPS60144252U/ja
Publication of JPS60144252U publication Critical patent/JPS60144252U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15192Resurf arrangement of the internal vias
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/162Disposition
    • H01L2924/1627Disposition stacked type assemblies, e.g. stacked multi-cavities

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図および第2図は従来のマルチチップモジ  ′ニ
ール半導体装置の断面図、第3図はこの考案の一実施例
を示す断面図、第4図は第3図に示した実施例の斜視図
、第5−図はこの考案の他の実施例  ゛を示す断面図
、そして第6図はこの考案の更に他   −の実施例を
示す断面図である。 1・・・・・・論理回路素子、2・・・・・・メモリ素
子、3・・・・・・絶縁基板、4・・・・・・I10リ
ード、6・・・・・・半田バンプ、7・・・・・・導電
パターン、8・・・・・・スルーホール、9・・・・・
・ボンディングワイヤ、30,40.50・・・・・・
半導体装置、31・・・・・・容器、32・・・・・・
気密封止部、33・・・・・・導電性パッド、34・・
・・・・フタ、35・・・・・・みぞ、36・・・・・
・封止用メタライズパターン、51・・・・・・封止用
キャップ、52・・・・・・テストおよび設計変更用導
電性パッド。なお、図中、同一符号は同二又は相当部分
を示す。

Claims (5)

    【実用新案登録請求の範囲】
  1. (1)絶縁基板上に第1と第2の集積回路素子のうちの
    一方を少な(とも1個搭載し、前記第1と第2の集積回
    路素子のうちの他方を少な(とも1個前記絶縁基板と同
    材質め容器に収容し、前記容器に設けられた凹部に前記
    一方の集積回路、素子が収納されるように前記容器を前
    記絶縁基板にろう付けし、前記第1と第2の集積回路素
    子の信号の電気的接続を可能ならしめたことを特徴とす
    る半導体装置。
  2. (2)一方の集積回路素子が論理回路素子であり、かつ
    他方の集積回路素子がメモリ素子である実用新案登録請
    求の範囲第1項記載の半導体装置。
  3. (3)一方の集積回路素子がメモリ素子でありかつ、 
    他方の集積回路素子が論理回路素子である実用新案登録
    請求の範囲第1項記載の半導体装置。
  4. (4)第1と第2の集積回路素子が恭に論理回路素子で
    ある実用新案登録請求の範囲第1項記載の半導体装置。
  5. (5)第1と第2の集積回路素子が共にメモリ素子であ
    る実用新案登録請求の範囲第1項記載の半導体装置。
JP1984031660U 1984-03-07 1984-03-07 半導体装置 Pending JPS60144252U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984031660U JPS60144252U (ja) 1984-03-07 1984-03-07 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984031660U JPS60144252U (ja) 1984-03-07 1984-03-07 半導体装置

Publications (1)

Publication Number Publication Date
JPS60144252U true JPS60144252U (ja) 1985-09-25

Family

ID=30532459

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984031660U Pending JPS60144252U (ja) 1984-03-07 1984-03-07 半導体装置

Country Status (1)

Country Link
JP (1) JPS60144252U (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01173742A (ja) * 1987-12-28 1989-07-10 Hitachi Ltd 半導体装置及びその製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01173742A (ja) * 1987-12-28 1989-07-10 Hitachi Ltd 半導体装置及びその製造方法

Similar Documents

Publication Publication Date Title
KR920001690A (ko) 수지봉지형 반도체장치
JPS60144252U (ja) 半導体装置
JPS58109254U (ja) フエ−スダウン接続形チツプ用チツプキヤリヤ−
JPS6027441U (ja) 混成集積回路装置
JPS6336686Y2 (ja)
JPS6142849U (ja) 半導体装置
JPS6127338U (ja) 混成集積回路装置
JPH03116032U (ja)
JPS60149166U (ja) 混成集積回路装置
JPS6122362U (ja) 混成集積回路
JPS60194338U (ja) 半導体装置
JPS60931U (ja) 半導体装置
JPS58166041U (ja) 半導体装置
JPS5822741U (ja) 半導体パツケ−ジ
JPS6033457U (ja) 半導体装置
JPS58168136U (ja) 電子部品と導体配線の接続構造
JPS592146U (ja) 電子部品パツケ−ジ
JPS6122380U (ja) 混成集積回路基板
JPS6081664U (ja) 集積回路パツケ−ジ
JPS6033456U (ja) 半導体装置
JPS6142847U (ja) 半導体装置用パツケ−ジ
JPS6096846U (ja) 半導体集積回路装置
JPS6084842A (ja) 半導体集積回路パツケ−ジ
JPS5881940U (ja) 半導体素子の取付構造
JPS619857U (ja) 半導体装置