ITMI910351A1 - Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa - Google Patents

Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa

Info

Publication number
ITMI910351A1
ITMI910351A1 IT000351A ITMI910351A ITMI910351A1 IT MI910351 A1 ITMI910351 A1 IT MI910351A1 IT 000351 A IT000351 A IT 000351A IT MI910351 A ITMI910351 A IT MI910351A IT MI910351 A1 ITMI910351 A1 IT MI910351A1
Authority
IT
Italy
Prior art keywords
dram cell
tunnel structure
training procedure
shaped tunnel
shaped
Prior art date
Application number
IT000351A
Other languages
English (en)
Inventor
Rho Byunghyug
Daejei Jin
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI910351A0 publication Critical patent/ITMI910351A0/it
Publication of ITMI910351A1 publication Critical patent/ITMI910351A1/it
Application granted granted Critical
Publication of IT1245152B publication Critical patent/IT1245152B/it

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/318DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
ITMI910351A 1990-11-01 1991-02-12 Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa IT1245152B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900017706A KR930005741B1 (ko) 1990-11-01 1990-11-01 터널구조의 디램 셀 및 그의 제조방법

Publications (3)

Publication Number Publication Date
ITMI910351A0 ITMI910351A0 (it) 1991-02-12
ITMI910351A1 true ITMI910351A1 (it) 1992-08-12
IT1245152B IT1245152B (it) 1994-09-13

Family

ID=19305570

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI910351A IT1245152B (it) 1990-11-01 1991-02-12 Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa

Country Status (7)

Country Link
US (1) US5262663A (it)
JP (1) JPH0831572B2 (it)
KR (1) KR930005741B1 (it)
DE (1) DE4101940A1 (it)
FR (1) FR2668856B1 (it)
GB (1) GB2249429A (it)
IT (1) IT1245152B (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930015002A (ko) * 1991-12-18 1993-07-23 김광호 반도체 메모리 장치 및 그 제조방법
KR960003498B1 (ko) * 1992-06-18 1996-03-14 금성일렉트론주식회사 반도체장치의 캐패시터 제조방법
KR950002202B1 (ko) * 1992-07-01 1995-03-14 현대전자산업주식회사 적층 박막 트랜지스터 제조방법
JP3703885B2 (ja) 1995-09-29 2005-10-05 株式会社東芝 半導体記憶装置とその製造方法
KR100289749B1 (ko) * 1998-05-12 2001-05-15 윤종용 도전패드형성방법
US6211036B1 (en) 1998-09-04 2001-04-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having an improved capacitor structure, and a method of manufacturing the same
JP4711063B2 (ja) * 2005-09-21 2011-06-29 セイコーエプソン株式会社 半導体装置
US10079290B2 (en) * 2016-12-30 2018-09-18 United Microelectronics Corp. Semiconductor device having asymmetric spacer structures

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR920005632B1 (ko) * 1987-03-20 1992-07-10 가부시기가이샤 히다찌세이사꾸쇼 다층 산화 실리콘 질화 실리콘 유전체의 반도체장치 및 그의 제조방법
JPH06105770B2 (ja) * 1988-02-04 1994-12-21 日本電気株式会社 ダイナミック型半導体記憶装置
JPH01302852A (ja) * 1988-05-31 1989-12-06 Fujitsu Ltd 半導体メモリのメモリセル構造
JP2742271B2 (ja) * 1988-09-30 1998-04-22 株式会社日立製作所 半導体記憶装置及びその製造方法
JPH0294471A (ja) * 1988-09-30 1990-04-05 Toshiba Corp 半導体記憶装置およびその製造方法
JP2586182B2 (ja) * 1989-05-31 1997-02-26 日本電気株式会社 半導体メモリセルおよびその製造方法

Also Published As

Publication number Publication date
JPH065802A (ja) 1994-01-14
US5262663A (en) 1993-11-16
DE4101940A1 (de) 1992-05-07
GB2249429A (en) 1992-05-06
IT1245152B (it) 1994-09-13
ITMI910351A0 (it) 1991-02-12
FR2668856A1 (fr) 1992-05-07
GB9100820D0 (en) 1991-02-27
JPH0831572B2 (ja) 1996-03-27
KR930005741B1 (ko) 1993-06-24
KR920010909A (ko) 1992-06-27
FR2668856B1 (fr) 1997-07-11

Similar Documents

Publication Publication Date Title
LU91072I2 (fr) Eplerenone et ses sels pharmaceutiquement acceptables - INSPRA
NO954747L (no) Spinncelle
DE68908937T2 (de) Speicher und statische Speicherzelle; Speicherungsverfahren.
DE69332648D1 (de) Grossflächige aktive Matrix
DE69223500T2 (de) Gate-Array-Basiszelle
DE69322573D1 (de) Zellkultureinsatz
DE69316628T2 (de) Flüchtige Speicherzelle
DE69434394D1 (de) Solarzellenbatterie
DE344894T1 (de) Speicherzelle.
DE69319983T2 (de) Zellkultureinsatz
DE69229988D1 (de) Kombinierte DRAM- und SRAM-Speichermatrize
ITMI912535A1 (it) Procedimento per fabbricare un condensatore a cella di dram e struttura di esso
DE69217791D1 (de) Sonnenzelle
IT1193349B (it) Cella di memorizzazione per una memoria statica e memoria statica comprendente tale cella
ITMI910351A1 (it) Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa
DE69324124T2 (de) Regalbedienungsgerät
DE59409497D1 (de) Solarzellenanordnung
DE69328127D1 (de) In abschnitte unterteiltes zellenkissen
DE69229717D1 (de) Matrix von Graben-DRAM-Zellen
DE69132402D1 (de) Nichtflüchtige halbleitende Speicherzellmatrix
DE69231030D1 (de) Entwurf statischer Speicherzellen
TR25252A (tr) BENFLUTRIN VE PRALLETRIN IHTIVA EDEN PIRETROID TüRü AKTIF BILESIK KOMBINASYONLARI
FI961848A (fi) Parannettu solunviljelymenetelmä ja -väliaine
ITMI910132A1 (it) Cella dram avente una struttura ad alette perfezionata e procedimento di formazione di essa
DE69403700T2 (de) Kontinuierliches Speicherzelleladegerät

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970225