DE69618857D1 - Verfahren zur Prüfung eines Direktzugriffspeichers - Google Patents

Verfahren zur Prüfung eines Direktzugriffspeichers

Info

Publication number
DE69618857D1
DE69618857D1 DE69618857T DE69618857T DE69618857D1 DE 69618857 D1 DE69618857 D1 DE 69618857D1 DE 69618857 T DE69618857 T DE 69618857T DE 69618857 T DE69618857 T DE 69618857T DE 69618857 D1 DE69618857 D1 DE 69618857D1
Authority
DE
Germany
Prior art keywords
random access
access memory
test procedure
memory test
procedure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69618857T
Other languages
English (en)
Other versions
DE69618857T2 (de
Inventor
Toshiaki Kirihata
Hing Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69618857D1 publication Critical patent/DE69618857D1/de
Application granted granted Critical
Publication of DE69618857T2 publication Critical patent/DE69618857T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/10—Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns 
DE69618857T 1995-06-07 1996-05-31 Verfahren zur Prüfung eines Direktzugriffspeichers Expired - Fee Related DE69618857T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/477,061 US5619460A (en) 1995-06-07 1995-06-07 Method of testing a random access memory

Publications (2)

Publication Number Publication Date
DE69618857D1 true DE69618857D1 (de) 2002-03-14
DE69618857T2 DE69618857T2 (de) 2002-09-12

Family

ID=23894361

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69618857T Expired - Fee Related DE69618857T2 (de) 1995-06-07 1996-05-31 Verfahren zur Prüfung eines Direktzugriffspeichers

Country Status (5)

Country Link
US (1) US5619460A (de)
EP (1) EP0747906B1 (de)
JP (1) JP3251851B2 (de)
DE (1) DE69618857T2 (de)
TW (1) TW318954B (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100212420B1 (ko) * 1995-09-25 1999-08-02 김영환 테스트회로를 내장한 캐쉬 스태틱램
KR0170271B1 (ko) * 1995-12-30 1999-03-30 김광호 리던던트셀 테스트 제어회로를 구비하는 반도체 메모리장치
EP0884735B1 (de) * 1997-05-30 2004-03-17 Fujitsu Limited Halbleiterspeicherschaltung mit einem Selektor für mehrere Wortleitungen, und Prüfverfahren dafür
US5848008A (en) * 1997-09-25 1998-12-08 Siemens Aktiengesellschaft Floating bitline test mode with digitally controllable bitline equalizers
US6061285A (en) * 1999-11-10 2000-05-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device capable of executing earlier command operation in test mode
KR100338776B1 (ko) * 2000-07-11 2002-05-31 윤종용 멀티 로우 어드레스 테스트 가능한 반도체 메모리 장치 및그 테스트 방법
JP2002074991A (ja) * 2000-08-31 2002-03-15 Fujitsu Ltd メモリを有する半導体装置
TW546664B (en) * 2001-01-17 2003-08-11 Toshiba Corp Semiconductor storage device formed to optimize test technique and redundancy technology
US6407953B1 (en) 2001-02-02 2002-06-18 Matrix Semiconductor, Inc. Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays
US6552937B2 (en) 2001-03-28 2003-04-22 Micron Technology, Inc. Memory device having programmable column segmentation to increase flexibility in bit repair
JP4808856B2 (ja) 2001-04-06 2011-11-02 富士通セミコンダクター株式会社 半導体記憶装置
US6768685B1 (en) 2001-11-16 2004-07-27 Mtrix Semiconductor, Inc. Integrated circuit memory array with fast test mode utilizing multiple word line selection and method therefor
JP2004087040A (ja) 2002-08-28 2004-03-18 Renesas Technology Corp 半導体装置とそのテスト方法
JP4297677B2 (ja) 2002-10-29 2009-07-15 株式会社ルネサステクノロジ 半導体装置の製造方法
JP2005039016A (ja) * 2003-07-18 2005-02-10 Toshiba Corp 不揮発性半導体記憶装置、電子カード及び電子装置
TWI242213B (en) * 2003-09-09 2005-10-21 Winbond Electronics Corp Device and method of leakage current cuter and memory cell and memory device thereof
TW200512758A (en) * 2003-09-18 2005-04-01 Nanya Technology Corp Test driving method of semiconductor memory device
US7319623B1 (en) * 2004-11-04 2008-01-15 Spansion Llc Method for isolating a failure site in a wordline in a memory array
DE102004054968B4 (de) * 2004-11-13 2006-11-02 Infineon Technologies Ag Verfahren zum Reparieren und zum Betreiben eines Speicherbauelements
KR100666182B1 (ko) * 2006-01-02 2007-01-09 삼성전자주식회사 이웃하는 워드라인들이 비연속적으로 어드레싱되는 반도체메모리 장치 및 워드라인 어드레싱 방법
JP2012190506A (ja) * 2011-03-10 2012-10-04 Elpida Memory Inc 半導体装置
EP3021326B1 (de) * 2014-11-17 2020-01-01 EM Microelectronic-Marin SA Vorrichtung und Verfahren, um die Prüfung eines Speicherarrays durch Anlegen einer selektiven Hemmung der Adreßeingangsleitungen zu beschleunigen.
FR3061798B1 (fr) * 2017-01-10 2019-08-02 Dolphin Integration Circuit de commande d'une ligne d'une matrice memoire

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868823B1 (en) * 1984-08-31 1999-07-06 Texas Instruments Inc High speed concurrent testing of dynamic read/write memory array
US4654849B1 (en) * 1984-08-31 1999-06-22 Texas Instruments Inc High speed concurrent testing of dynamic read/write memory array
JPS62170094A (ja) * 1986-01-21 1987-07-27 Mitsubishi Electric Corp 半導体記憶回路
JPH01208795A (ja) * 1988-02-16 1989-08-22 Toshiba Corp 半導体記憶装置
US5327380B1 (en) * 1988-10-31 1999-09-07 Texas Instruments Inc Method and apparatus for inhibiting a predecoder when selecting a redundant row line
US5258954A (en) * 1989-06-30 1993-11-02 Kabushiki Kaisha Toshiba Semiconductor memory including circuitry for driving plural word lines in a test mode
US5185722A (en) * 1989-11-22 1993-02-09 Sharp Kabushiki Kaisha Semiconductor memory device having a memory test circuit
US5301155A (en) * 1990-03-20 1994-04-05 Mitsubishi Denki Kabushiki Kaisha Multiblock semiconduction storage device including simultaneous operation of a plurality of block defect determination circuits
US5053999A (en) * 1990-03-28 1991-10-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having redundancy and capable of sequentially selecting memory cell lines
US5265100A (en) * 1990-07-13 1993-11-23 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with improved test mode
JPH0756759B2 (ja) * 1990-12-27 1995-06-14 株式会社東芝 スタティック型半導体記憶装置
US5315553A (en) * 1991-06-10 1994-05-24 Texas Instruments Incorporated Memory circuit test system using separate ROM having test values stored therein
JP2812004B2 (ja) * 1991-06-27 1998-10-15 日本電気株式会社 スタティック型ランダムアクセスメモリ装置
JPH05282898A (ja) * 1992-03-30 1993-10-29 Hitachi Ltd 半導体記憶装置
EP0578876A1 (de) * 1992-06-30 1994-01-19 Nec Corporation Statische Speicher mit wahlfreiem Zugriff mit Speicherzellenprüfungsanordnung
JP3199862B2 (ja) * 1992-08-12 2001-08-20 日本テキサス・インスツルメンツ株式会社 半導体記憶装置
JPH07153296A (ja) * 1993-11-26 1995-06-16 Nec Corp 半導体記憶装置

Also Published As

Publication number Publication date
JP3251851B2 (ja) 2002-01-28
JPH08339696A (ja) 1996-12-24
EP0747906A3 (de) 1999-03-17
EP0747906A2 (de) 1996-12-11
EP0747906B1 (de) 2002-01-30
TW318954B (de) 1997-11-01
US5619460A (en) 1997-04-08
DE69618857T2 (de) 2002-09-12

Similar Documents

Publication Publication Date Title
DE69618857T2 (de) Verfahren zur Prüfung eines Direktzugriffspeichers
DE69516195T2 (de) Verfahren zur Leckprüfung
DE69608880D1 (de) Testsatz und verfahren
DE69626977D1 (de) Gerät und verfahren zur kalibration von vielfachbehältern
DE69519439D1 (de) Kalibrierbares optisches Entfernungsbestimmungssystem und Verfahren dafür
DE69620318D1 (de) Ferroelektrische Speicheranordnungen und Verfahren zu ihrer Prüfung
DE69631938D1 (de) Halbleiter-Speicherbauteil und Verfahren zu seiner Herstellung
DE69630686D1 (de) Verfahren zur echtheitsprüfung von münzen
DE69529223T2 (de) Testverfahren
DE19680964T1 (de) Speichertestgerät
DE59608136D1 (de) Dissolutionstestgerät
DE69617730T2 (de) Amrc-test
DE69619415T2 (de) Verfahren zur Leckprüfung von Rohren und Gerät zur Leckprüfung
DE69625038D1 (de) Dynamischer Direktzugriffsspeicher
DE19781611T1 (de) Speichertestgerät
DE69534473D1 (de) Echtzeitmessverfahren
DE69132584D1 (de) Speicherzugriffsystem und Verfahren
DE69724737D1 (de) Verfahren und Vorrichtung zur Prüfung von Speicherschaltungen
DE69620528T2 (de) Dynamischer Direktzugriffspeicher
DE69512456T2 (de) Verfahren und Schaltungen zur Löschung eines Speichers
DE69718846T2 (de) Verfahren zum Speicherzugriff
DE69624521D1 (de) Rotierende Speichervorrichtung und Verfahren
DE69727765D1 (de) Verfahren und Vorrichtung zur Prüfung eines Zählers und diesen enthaltender serieller Zugriffspeicher
BR9407815A (pt) Método de ensaio
GB2242548B (en) Testing random access memories

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee