CN1499595A - 半导体装置及其制造方法 - Google Patents
半导体装置及其制造方法 Download PDFInfo
- Publication number
- CN1499595A CN1499595A CNA200310103500XA CN200310103500A CN1499595A CN 1499595 A CN1499595 A CN 1499595A CN A200310103500X A CNA200310103500X A CN A200310103500XA CN 200310103500 A CN200310103500 A CN 200310103500A CN 1499595 A CN1499595 A CN 1499595A
- Authority
- CN
- China
- Prior art keywords
- semiconductor device
- columnar electrode
- dielectric film
- forms
- recess
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 109
- 238000000034 method Methods 0.000 title claims description 34
- 229910000679 solder Inorganic materials 0.000 claims abstract description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 57
- 238000009826 distribution Methods 0.000 claims description 43
- 238000004519 manufacturing process Methods 0.000 claims description 34
- 239000011347 resin Substances 0.000 claims description 15
- 229920005989 resin Polymers 0.000 claims description 15
- 238000009713 electroplating Methods 0.000 claims description 12
- 239000000463 material Substances 0.000 claims description 8
- 238000005530 etching Methods 0.000 claims description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract description 31
- 229910052802 copper Inorganic materials 0.000 abstract description 30
- 239000010949 copper Substances 0.000 abstract description 30
- 150000002500 ions Chemical class 0.000 abstract description 14
- 230000005012 migration Effects 0.000 abstract description 12
- 238000013508 migration Methods 0.000 abstract description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract description 11
- 229920001721 polyimide Polymers 0.000 abstract description 10
- 239000004642 Polyimide Substances 0.000 abstract description 8
- 239000003822 epoxy resin Substances 0.000 abstract description 2
- 229920000647 polyepoxide Polymers 0.000 abstract description 2
- 230000001681 protective effect Effects 0.000 abstract 4
- 238000007789 sealing Methods 0.000 abstract 1
- 229910052814 silicon oxide Inorganic materials 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 146
- 229910052751 metal Inorganic materials 0.000 description 118
- 239000002184 metal Substances 0.000 description 118
- 238000010586 diagram Methods 0.000 description 58
- 230000003321 amplification Effects 0.000 description 57
- 238000003199 nucleic acid amplification method Methods 0.000 description 57
- 238000005755 formation reaction Methods 0.000 description 53
- 229910052710 silicon Inorganic materials 0.000 description 34
- 239000010703 silicon Substances 0.000 description 34
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 32
- 238000005520 cutting process Methods 0.000 description 22
- 238000005260 corrosion Methods 0.000 description 21
- 230000007797 corrosion Effects 0.000 description 21
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- 238000007772 electroless plating Methods 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- -1 silicon nitrides Chemical class 0.000 description 3
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910001431 copper ion Inorganic materials 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000011230 binding agent Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 239000002244 precipitate Substances 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
- H01L2224/02313—Subtractive methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0236—Shape of the insulating layers therebetween
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (35)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002324973A JP3945380B2 (ja) | 2002-11-08 | 2002-11-08 | 半導体装置およびその製造方法 |
JP2002324973 | 2002-11-08 | ||
JP2003147447A JP2004349610A (ja) | 2003-05-26 | 2003-05-26 | 半導体装置およびその製造方法 |
JP2003147447 | 2003-05-26 | ||
JP2003324204A JP2005093652A (ja) | 2003-09-17 | 2003-09-17 | 半導体装置 |
JP2003324204 | 2003-09-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1499595A true CN1499595A (zh) | 2004-05-26 |
CN100375255C CN100375255C (zh) | 2008-03-12 |
Family
ID=32303295
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB200310103500XA Expired - Lifetime CN100375255C (zh) | 2002-11-08 | 2003-11-10 | 半导体装置及其制造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7285867B2 (zh) |
KR (1) | KR100595885B1 (zh) |
CN (1) | CN100375255C (zh) |
TW (1) | TWI235439B (zh) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100447997C (zh) * | 2005-09-28 | 2008-12-31 | 王忠诚 | 一种电子装置 |
CN101266931B (zh) * | 2008-04-28 | 2010-06-02 | 日月光半导体制造股份有限公司 | 具有高深宽比镀通孔的装置的制造方法 |
US7932601B2 (en) | 2007-05-29 | 2011-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced copper posts for wafer level chip scale packaging |
CN102074487A (zh) * | 2009-11-17 | 2011-05-25 | 台湾积体电路制造股份有限公司 | 半导体组装结构与其形成方法 |
CN101208799B (zh) * | 2005-06-30 | 2011-08-31 | 英特尔公司 | 电迁移抗性和顺应导线互连、纳米焊料成分、由其制成的***以及组装焊接封装的方法 |
CN101256994B (zh) * | 2007-02-28 | 2012-02-08 | 卡西欧计算机株式会社 | 半导体器件及其制造方法 |
CN101882587B (zh) * | 2009-05-04 | 2012-03-28 | 中芯国际集成电路制造(北京)有限公司 | 实现打线封装的结构及其制作方法 |
CN102543925A (zh) * | 2011-12-31 | 2012-07-04 | 桂林电子科技大学 | 基于锯齿型铜布线的芯片级三维柔性封装结构 |
CN102543924A (zh) * | 2011-12-31 | 2012-07-04 | 桂林电子科技大学 | 基于s型铜布线的芯片级三维柔性封装结构 |
CN102569231A (zh) * | 2011-12-31 | 2012-07-11 | 桂林电子科技大学 | 基于卷曲型铜布线的芯片级三维柔性封装结构 |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US9136211B2 (en) | 2007-11-16 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
CN105575825A (zh) * | 2015-12-24 | 2016-05-11 | 合肥祖安投资合伙企业(有限合伙) | 芯片封装方法及封装组件 |
CN105762083A (zh) * | 2007-12-31 | 2016-07-13 | 英特尔公司 | 为细线和空间封装应用形成高密度金属布线的方法及由此形成的结构 |
CN107768320A (zh) * | 2016-08-18 | 2018-03-06 | 恒劲科技股份有限公司 | 电子封装件及其制法 |
US10453815B2 (en) | 2012-04-20 | 2019-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
Families Citing this family (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US7531417B2 (en) * | 1998-12-21 | 2009-05-12 | Megica Corporation | High performance system-on-chip passive device using post passivation process |
US8421158B2 (en) * | 1998-12-21 | 2013-04-16 | Megica Corporation | Chip structure with a passive device and method for forming the same |
US6303423B1 (en) * | 1998-12-21 | 2001-10-16 | Megic Corporation | Method for forming high performance system-on-chip using post passivation process |
US6869870B2 (en) * | 1998-12-21 | 2005-03-22 | Megic Corporation | High performance system-on-chip discrete components using post passivation process |
US6759275B1 (en) * | 2001-09-04 | 2004-07-06 | Megic Corporation | Method for making high-performance RF integrated circuits |
TW503496B (en) * | 2001-12-31 | 2002-09-21 | Megic Corp | Chip packaging structure and manufacturing process of the same |
TW584950B (en) | 2001-12-31 | 2004-04-21 | Megic Corp | Chip packaging structure and process thereof |
US6673698B1 (en) | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
TW544882B (en) | 2001-12-31 | 2003-08-01 | Megic Corp | Chip package structure and process thereof |
TWI236763B (en) * | 2003-05-27 | 2005-07-21 | Megic Corp | High performance system-on-chip inductor using post passivation process |
US7394161B2 (en) * | 2003-12-08 | 2008-07-01 | Megica Corporation | Chip structure with pads having bumps or wirebonded wires formed thereover or used to be tested thereto |
JP2006041328A (ja) * | 2004-07-29 | 2006-02-09 | Seiko Epson Corp | 半導体装置及びその製造方法、lcdドライバ用パッケージ |
US8008775B2 (en) * | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US7355282B2 (en) * | 2004-09-09 | 2008-04-08 | Megica Corporation | Post passivation interconnection process and structures |
US7423346B2 (en) * | 2004-09-09 | 2008-09-09 | Megica Corporation | Post passivation interconnection process and structures |
JP2006100481A (ja) * | 2004-09-29 | 2006-04-13 | Nec Electronics Corp | 半導体装置 |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
JP4055015B2 (ja) * | 2005-04-04 | 2008-03-05 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US7468545B2 (en) * | 2005-05-06 | 2008-12-23 | Megica Corporation | Post passivation structure for a semiconductor device and packaging process for same |
US7470927B2 (en) | 2005-05-18 | 2008-12-30 | Megica Corporation | Semiconductor chip with coil element over passivation layer |
TWI251861B (en) * | 2005-06-16 | 2006-03-21 | Etron Technology Inc | Re-entrant Routing method and circuit structure |
US7582556B2 (en) * | 2005-06-24 | 2009-09-01 | Megica Corporation | Circuitry component and method for forming the same |
JP4224717B2 (ja) * | 2005-07-11 | 2009-02-18 | セイコーエプソン株式会社 | 半導体装置 |
KR100664310B1 (ko) * | 2005-07-13 | 2007-01-04 | 삼성전자주식회사 | 웨이퍼 레벨 인캡슐레이션 칩 및 인캡슐레이션 칩 제조방법 |
US7960269B2 (en) | 2005-07-22 | 2011-06-14 | Megica Corporation | Method for forming a double embossing structure |
US7473999B2 (en) * | 2005-09-23 | 2009-01-06 | Megica Corporation | Semiconductor chip and process for forming the same |
DE102006008050A1 (de) * | 2006-02-21 | 2007-08-23 | Imi Intelligent Medical Implants Ag | Vorrichtung mit flexiblem Mehrschichtsystem zur Kontaktierung oder Elektrostimulation von lebenden Gewebezellen oder Nerven |
JP4874005B2 (ja) * | 2006-06-09 | 2012-02-08 | 富士通セミコンダクター株式会社 | 半導体装置、その製造方法及びその実装方法 |
KR100800476B1 (ko) * | 2006-07-11 | 2008-02-04 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법과 반도체 모듈 및 그제조방법 |
US7919353B2 (en) * | 2006-09-11 | 2011-04-05 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8749021B2 (en) * | 2006-12-26 | 2014-06-10 | Megit Acquisition Corp. | Voltage regulator integrated with semiconductor chip |
JP2008226945A (ja) * | 2007-03-09 | 2008-09-25 | Casio Comput Co Ltd | 半導体装置およびその製造方法 |
US20080280393A1 (en) * | 2007-05-09 | 2008-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for forming package structures |
JP2008306028A (ja) * | 2007-06-08 | 2008-12-18 | Smk Corp | プリント回路基板 |
JP2009010260A (ja) * | 2007-06-29 | 2009-01-15 | Fujikura Ltd | 半導体装置 |
TWI365517B (en) * | 2008-05-23 | 2012-06-01 | Unimicron Technology Corp | Circuit structure and manufactring method thereof |
JP4538764B2 (ja) * | 2008-07-24 | 2010-09-08 | カシオ計算機株式会社 | 半導体装置およびその製造方法 |
JP5578797B2 (ja) * | 2009-03-13 | 2014-08-27 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2010278040A (ja) * | 2009-05-26 | 2010-12-09 | Renesas Electronics Corp | 半導体装置の製造方法および半導体装置 |
US8299616B2 (en) * | 2010-01-29 | 2012-10-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-shaped post for semiconductor devices |
US8318596B2 (en) | 2010-02-11 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
KR101143473B1 (ko) | 2010-05-06 | 2012-05-08 | (주) 이피웍스 | 웨이퍼 레벨 엘이디 인터포저 |
US8241963B2 (en) | 2010-07-13 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessed pillar structure |
WO2012023394A1 (ja) | 2010-08-18 | 2012-02-23 | 株式会社村田製作所 | Esd保護デバイス |
US9219016B2 (en) * | 2011-09-28 | 2015-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure design for 3DIC testing |
US9978656B2 (en) * | 2011-11-22 | 2018-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming fine-pitch copper bump structures |
JP6075825B2 (ja) * | 2012-04-26 | 2017-02-08 | 新光電気工業株式会社 | パッド形成方法 |
US8772949B2 (en) * | 2012-11-07 | 2014-07-08 | International Business Machines Corporation | Enhanced capture pads for through semiconductor vias |
JP5796692B2 (ja) | 2013-02-28 | 2015-10-21 | 株式会社村田製作所 | Esd保護デバイス |
JP5843045B2 (ja) | 2013-02-28 | 2016-01-13 | 株式会社村田製作所 | 半導体装置 |
JPWO2014132938A1 (ja) | 2013-02-28 | 2017-02-02 | 株式会社村田製作所 | 半導体装置およびesd保護デバイス |
US9368460B2 (en) * | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
CN205104477U (zh) | 2013-04-05 | 2016-03-23 | 株式会社村田制作所 | Esd保护器件 |
US9570342B1 (en) * | 2014-01-17 | 2017-02-14 | Altera Corporation | Via structure and method for its fabrication |
JP6437246B2 (ja) | 2014-08-28 | 2018-12-12 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
TWI566349B (zh) * | 2014-12-04 | 2017-01-11 | 矽品精密工業股份有限公司 | 封裝結構及其製法 |
JP6841634B2 (ja) * | 2016-11-08 | 2021-03-10 | ローム株式会社 | 電子部品 |
TWI753993B (zh) * | 2017-01-20 | 2022-02-01 | 日商東京威力科創股份有限公司 | 內連線結構及其形成方法 |
KR102422460B1 (ko) * | 2017-08-22 | 2022-07-19 | 삼성전자주식회사 | 반도체 소자 |
US10756037B2 (en) * | 2018-05-15 | 2020-08-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and fabricating method thereof |
JP2020047792A (ja) * | 2018-09-19 | 2020-03-26 | 株式会社東芝 | 半導体装置 |
FR3104315B1 (fr) * | 2019-12-04 | 2021-12-17 | St Microelectronics Tours Sas | Procédé de fabrication de puces électroniques |
KR20220056309A (ko) | 2020-10-27 | 2022-05-06 | 삼성전자주식회사 | 반도체 패키지 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07135385A (ja) | 1993-11-09 | 1995-05-23 | Fujikura Ltd | Fpcの導体回路形成方法 |
US6441487B2 (en) * | 1997-10-20 | 2002-08-27 | Flip Chip Technologies, L.L.C. | Chip scale package using large ductile solder balls |
JP3408172B2 (ja) | 1998-12-10 | 2003-05-19 | 三洋電機株式会社 | チップサイズパッケージ及びその製造方法 |
JP3346320B2 (ja) | 1999-02-03 | 2002-11-18 | カシオ計算機株式会社 | 半導体装置及びその製造方法 |
JP2000228423A (ja) | 1999-02-05 | 2000-08-15 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
JP3465617B2 (ja) | 1999-02-15 | 2003-11-10 | カシオ計算機株式会社 | 半導体装置 |
JP3790063B2 (ja) | 1999-03-08 | 2006-06-28 | 新光電気工業株式会社 | 多層配線基板及びその製造方法並びに半導体装置 |
KR100306842B1 (ko) * | 1999-09-30 | 2001-11-02 | 윤종용 | 범프 패드에 오목 패턴이 형성된 재배치 웨이퍼 레벨 칩 사이즈 패키지 및 그 제조방법 |
JP3298570B2 (ja) | 1999-11-09 | 2002-07-02 | カシオ計算機株式会社 | 半導体装置の製造方法 |
JP2001144213A (ja) | 1999-11-16 | 2001-05-25 | Hitachi Ltd | 半導体装置の製造方法および半導体装置 |
JP3629178B2 (ja) | 2000-02-21 | 2005-03-16 | Necエレクトロニクス株式会社 | フリップチップ型半導体装置及びその製造方法 |
JP3772066B2 (ja) * | 2000-03-09 | 2006-05-10 | 沖電気工業株式会社 | 半導体装置 |
KR20010105769A (ko) * | 2000-05-18 | 2001-11-29 | 윤종용 | 웨이퍼 레벨 칩 스케일 패키지와 그 제조 방법 |
JP2002083904A (ja) * | 2000-09-06 | 2002-03-22 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
JP4394266B2 (ja) | 2000-09-18 | 2010-01-06 | カシオ計算機株式会社 | 半導体装置および半導体装置の製造方法 |
JP3486872B2 (ja) | 2001-01-26 | 2004-01-13 | Necセミコンダクターズ九州株式会社 | 半導体装置及びその製造方法 |
-
2003
- 2003-11-03 US US10/700,136 patent/US7285867B2/en not_active Expired - Fee Related
- 2003-11-07 TW TW092131167A patent/TWI235439B/zh not_active IP Right Cessation
- 2003-11-07 KR KR1020030078524A patent/KR100595885B1/ko not_active IP Right Cessation
- 2003-11-10 CN CNB200310103500XA patent/CN100375255C/zh not_active Expired - Lifetime
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101208799B (zh) * | 2005-06-30 | 2011-08-31 | 英特尔公司 | 电迁移抗性和顺应导线互连、纳米焊料成分、由其制成的***以及组装焊接封装的方法 |
CN100447997C (zh) * | 2005-09-28 | 2008-12-31 | 王忠诚 | 一种电子装置 |
CN101256994B (zh) * | 2007-02-28 | 2012-02-08 | 卡西欧计算机株式会社 | 半导体器件及其制造方法 |
US7932601B2 (en) | 2007-05-29 | 2011-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced copper posts for wafer level chip scale packaging |
CN101315915B (zh) * | 2007-05-29 | 2011-06-08 | 台湾积体电路制造股份有限公司 | 半导体装置 |
US9136211B2 (en) | 2007-11-16 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
CN105762083A (zh) * | 2007-12-31 | 2016-07-13 | 英特尔公司 | 为细线和空间封装应用形成高密度金属布线的方法及由此形成的结构 |
CN101266931B (zh) * | 2008-04-28 | 2010-06-02 | 日月光半导体制造股份有限公司 | 具有高深宽比镀通孔的装置的制造方法 |
CN101882587B (zh) * | 2009-05-04 | 2012-03-28 | 中芯国际集成电路制造(北京)有限公司 | 实现打线封装的结构及其制作方法 |
CN102074487A (zh) * | 2009-11-17 | 2011-05-25 | 台湾积体电路制造股份有限公司 | 半导体组装结构与其形成方法 |
CN102074487B (zh) * | 2009-11-17 | 2013-11-06 | 台湾积体电路制造股份有限公司 | 半导体组装结构与其形成方法 |
US8921222B2 (en) | 2010-02-11 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
CN102569231A (zh) * | 2011-12-31 | 2012-07-11 | 桂林电子科技大学 | 基于卷曲型铜布线的芯片级三维柔性封装结构 |
CN102543924A (zh) * | 2011-12-31 | 2012-07-04 | 桂林电子科技大学 | 基于s型铜布线的芯片级三维柔性封装结构 |
CN102543925A (zh) * | 2011-12-31 | 2012-07-04 | 桂林电子科技大学 | 基于锯齿型铜布线的芯片级三维柔性封装结构 |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US10340226B2 (en) | 2012-02-09 | 2019-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US11257767B2 (en) | 2012-02-09 | 2022-02-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US10453815B2 (en) | 2012-04-20 | 2019-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
CN105575825A (zh) * | 2015-12-24 | 2016-05-11 | 合肥祖安投资合伙企业(有限合伙) | 芯片封装方法及封装组件 |
CN107768320A (zh) * | 2016-08-18 | 2018-03-06 | 恒劲科技股份有限公司 | 电子封装件及其制法 |
Also Published As
Publication number | Publication date |
---|---|
US7285867B2 (en) | 2007-10-23 |
TW200414382A (en) | 2004-08-01 |
TWI235439B (en) | 2005-07-01 |
US20040094841A1 (en) | 2004-05-20 |
KR20040041045A (ko) | 2004-05-13 |
KR100595885B1 (ko) | 2006-06-30 |
CN100375255C (zh) | 2008-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1499595A (zh) | 半导体装置及其制造方法 | |
CN1114946C (zh) | 半导体装置及其制造方法和其测试方法 | |
CN1260789C (zh) | 电路板,半导体装置制造方法,及电镀*** | |
CN1138302C (zh) | 半导体器件的制造方法和半导体器件的封装 | |
CN1208830C (zh) | 半导体芯片与布线基板及制法、半导体晶片、半导体装置 | |
CN1967800A (zh) | 半导体集成电路器件的制造方法 | |
CN1139122C (zh) | 半导体器件及其制造方法 | |
CN1244258C (zh) | 电路装置及其制造方法 | |
CN1187806C (zh) | 电路装置的制造方法 | |
CN1645604A (zh) | 半导体装置及其制造方法 | |
CN1606156A (zh) | 半导体器件及其制造方法 | |
CN1574257A (zh) | 半导体装置及其制造方法 | |
CN1311528A (zh) | 半导体器件及其制造方法、电路板和电子装置 | |
CN1941339A (zh) | 嵌入有半导体ic的基板及其制造方法 | |
CN101076883A (zh) | 制造互连元件的结构和方法,包括互连元件的多层线路板 | |
CN1723556A (zh) | 可叠置的半导体器件及其制造方法 | |
CN1578601A (zh) | 内置半导体ic模块及其制造方法 | |
CN1241259C (zh) | 电路装置的制造方法 | |
CN1392611A (zh) | 半导体器件及其生产方法 | |
CN1604293A (zh) | 半导体装置的制造方法及半导体装置 | |
CN1956183A (zh) | 电子部件内置式基板及其制造方法 | |
CN1870857A (zh) | 被屏蔽的电子电路单元及其制造方法 | |
CN1835654A (zh) | 配线基板及其制造方法 | |
CN1957464A (zh) | 半导体器件、配线基板及其制造方法 | |
CN1674758A (zh) | 电路装置及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: ZHAOZHUANGWEI CO., LTD. Free format text: FORMER OWNER: CASIO COMPUTER CO., LTD. Effective date: 20120214 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20120214 Address after: Tokyo, Japan Patentee after: Zhaozhuang Micro Co.,Ltd. Address before: Tokyo, Japan Patentee before: CASIO COMPUTER Co.,Ltd. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20170316 Address after: Kagawa Patentee after: AOI ELECTRONICS Co.,Ltd. Address before: Kanagawa Patentee before: Zhao Tan Jing Co.,Ltd. Effective date of registration: 20170316 Address after: Kanagawa Patentee after: Zhao Tan Jing Co.,Ltd. Address before: Tokyo, Japan Patentee before: Zhaozhuang Micro Co.,Ltd. |
|
CX01 | Expiry of patent term |
Granted publication date: 20080312 |
|
CX01 | Expiry of patent term |