TW201133795A - Semiconductor memory device comprising three dimensional memory cell array - Google Patents

Semiconductor memory device comprising three dimensional memory cell array Download PDF

Info

Publication number
TW201133795A
TW201133795A TW099128658A TW99128658A TW201133795A TW 201133795 A TW201133795 A TW 201133795A TW 099128658 A TW099128658 A TW 099128658A TW 99128658 A TW99128658 A TW 99128658A TW 201133795 A TW201133795 A TW 201133795A
Authority
TW
Taiwan
Prior art keywords
substrate
disposed
insulating layer
region
string
Prior art date
Application number
TW099128658A
Other languages
English (en)
Chinese (zh)
Inventor
Byoung-Keun Son
Han-Soo Kim
Young-Soo An
Min-Gu Kim
Jin-Ho Kim
Jae-Hyoung Choi
Suk-Hun Choi
Jae-Joo Shim
Won-Seok Cho
Su-Nil Shim
Ju-Young Lim
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/752,485 external-priority patent/US8284601B2/en
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of TW201133795A publication Critical patent/TW201133795A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688Integrated circuits having a three-dimensional layout
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H10B43/35EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/50EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Read Only Memory (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW099128658A 2009-08-26 2010-08-26 Semiconductor memory device comprising three dimensional memory cell array TW201133795A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020090079243A KR101548674B1 (ko) 2009-08-26 2009-08-26 3차원 반도체 메모리 장치 및 그 제조 방법
US12/752,485 US8284601B2 (en) 2009-04-01 2010-04-01 Semiconductor memory device comprising three-dimensional memory cell array

Publications (1)

Publication Number Publication Date
TW201133795A true TW201133795A (en) 2011-10-01

Family

ID=43812682

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099128658A TW201133795A (en) 2009-08-26 2010-08-26 Semiconductor memory device comprising three dimensional memory cell array

Country Status (4)

Country Link
JP (1) JP2011049561A (ko)
KR (1) KR101548674B1 (ko)
CN (1) CN102005456B (ko)
TW (1) TW201133795A (ko)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI646634B (zh) * 2017-12-29 2019-01-01 旺宏電子股份有限公司 三維半導體元件及其製造方法
TWI648843B (zh) * 2012-03-29 2019-01-21 賽普拉斯半導體公司 製造半導體元件的方法、記憶體元件及記憶體系統
TWI681547B (zh) * 2017-11-23 2020-01-01 大陸商長江存儲科技有限責任公司 三維記憶結構以及其製作方法
TWI695482B (zh) * 2018-05-17 2020-06-01 旺宏電子股份有限公司 記憶體裝置及應用其之積體電路之製造方法
US10700083B1 (en) 2009-04-24 2020-06-30 Longitude Flash Memory Solutions Ltd. Method of ONO integration into logic CMOS flow
US10756102B2 (en) 2017-11-23 2020-08-25 Yangtze Memory Technologies Co., Ltd. Three-dimensional memory structure and manufacturing method thereof
TWI744604B (zh) * 2018-09-05 2021-11-01 日商東芝記憶體股份有限公司 半導體記憶裝置及半導體記憶裝置之製造方法
TWI766412B (zh) * 2019-11-05 2022-06-01 友達光電股份有限公司 雷射可程式化記憶體模組

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120131682A (ko) * 2011-05-26 2012-12-05 에스케이하이닉스 주식회사 비휘발성 메모리 장치 및 그 제조 방법
US8476704B2 (en) * 2011-08-19 2013-07-02 Nan Ya Technology Corporation Circuit structure with vertical double gate
KR20130046700A (ko) 2011-10-28 2013-05-08 삼성전자주식회사 3차원적으로 배열된 메모리 요소들을 구비하는 반도체 장치
KR101900892B1 (ko) * 2012-02-06 2018-09-21 에스케이하이닉스 주식회사 반도체 메모리 소자 및 그 제조 방법
KR101990904B1 (ko) * 2012-07-17 2019-06-19 삼성전자주식회사 수직형 반도체 소자
US8912089B2 (en) 2012-09-05 2014-12-16 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device including a stacked body comprising pluralities of first and second metallic conductive layers
US8884356B2 (en) 2012-09-05 2014-11-11 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and method for manufacturing same
CN104051467B (zh) * 2013-03-13 2017-04-12 旺宏电子股份有限公司 具有增强的接触区的三维集成电路装置
US9214235B2 (en) 2013-04-16 2015-12-15 Conversant Intellectual Property Management Inc. U-shaped common-body type cell string
KR102083483B1 (ko) 2013-08-12 2020-03-02 에스케이하이닉스 주식회사 반도체 메모리 장치 및 그 제조 방법
JP2015056642A (ja) * 2013-09-13 2015-03-23 株式会社東芝 半導体記憶装置
CN104681539B (zh) * 2013-12-02 2017-07-07 旺宏电子股份有限公司 半导体结构
US9449924B2 (en) 2013-12-20 2016-09-20 Sandisk Technologies Llc Multilevel contact to a 3D memory array and method of making thereof
US9230905B2 (en) 2014-01-08 2016-01-05 Sandisk 3D Llc Trench multilevel contact to a 3D memory array and method of making thereof
US9343507B2 (en) 2014-03-12 2016-05-17 Sandisk 3D Llc Dual channel vertical field effect transistor including an embedded electrode
US9331088B2 (en) 2014-03-25 2016-05-03 Sandisk 3D Llc Transistor device with gate bottom isolation and method of making thereof
US9583539B2 (en) 2014-08-19 2017-02-28 Sandisk Technologies Llc Word line connection for memory device and method of making thereof
TWI593007B (zh) * 2014-08-27 2017-07-21 旺宏電子股份有限公司 半導體元件及其製造方法
US9419058B1 (en) 2015-02-05 2016-08-16 Sandisk Technologies Llc Memory device with comb-shaped electrode having a plurality of electrode fingers and method of making thereof
US9583615B2 (en) 2015-02-17 2017-02-28 Sandisk Technologies Llc Vertical transistor and local interconnect structure
US9698202B2 (en) 2015-03-02 2017-07-04 Sandisk Technologies Llc Parallel bit line three-dimensional resistive random access memory
CN106033682B (zh) * 2015-03-10 2019-09-24 旺宏电子股份有限公司 三维存储器结构及其制造方法
US9812461B2 (en) 2015-03-17 2017-11-07 Sandisk Technologies Llc Honeycomb cell structure three-dimensional non-volatile memory device
KR101745647B1 (ko) * 2015-03-31 2017-06-12 삼성전자주식회사 반도체 메모리 장치
US10186519B2 (en) 2015-03-31 2019-01-22 Samsung Electronics Co., Ltd. Semiconductor memory devices
US10074661B2 (en) 2015-05-08 2018-09-11 Sandisk Technologies Llc Three-dimensional junction memory device and method reading thereof using hole current detection
US9666281B2 (en) 2015-05-08 2017-05-30 Sandisk Technologies Llc Three-dimensional P-I-N memory device and method reading thereof using hole current detection
US9356043B1 (en) 2015-06-22 2016-05-31 Sandisk Technologies Inc. Three-dimensional memory devices containing memory stack structures with position-independent threshold voltage
US20170025179A1 (en) * 2015-07-24 2017-01-26 Macronix International Co., Ltd. Non-volatile memory device for reducing bit line recovery time
TWI575666B (zh) * 2015-10-26 2017-03-21 旺宏電子股份有限公司 立體記憶體元件及其製作方法
KR102520042B1 (ko) * 2015-11-25 2023-04-12 삼성전자주식회사 3차원 반도체 장치
KR20170130009A (ko) 2016-05-17 2017-11-28 삼성전자주식회사 3차원 반도체 장치
CN107546228B (zh) * 2016-06-29 2020-11-03 中芯国际集成电路制造(上海)有限公司 一种半导体器件及其制作方法、电子装置
US9748266B1 (en) 2016-07-20 2017-08-29 Sandisk Technologies Llc Three-dimensional memory device with select transistor having charge trapping gate dielectric layer and methods of making and operating thereof
US9905573B1 (en) 2016-08-30 2018-02-27 Sandisk Technologies Llc Three-dimensional memory device with angled word lines and method of making thereof
CN108133946B (zh) * 2016-12-01 2020-10-16 中芯国际集成电路制造(上海)有限公司 半导体装置及其制造方法
US10032908B1 (en) 2017-01-06 2018-07-24 Sandisk Technologies Llc Multi-gate vertical field effect transistor with channel strips laterally confined by gate dielectric layers, and method of making thereof
US10192877B2 (en) 2017-03-07 2019-01-29 Sandisk Technologies Llc Three-dimensional memory device with level-shifted staircase structures and method of making thereof
KR102293121B1 (ko) * 2017-07-14 2021-08-26 삼성전자주식회사 반도체 소자
CN107359166A (zh) * 2017-08-31 2017-11-17 长江存储科技有限责任公司 一种3d nand存储器的存储结构及其制备方法
KR102452562B1 (ko) * 2017-09-01 2022-10-11 삼성전자주식회사 3차원 반도체 메모리 장치 및 그의 제조 방법
KR102432379B1 (ko) * 2017-10-16 2022-08-12 삼성전자주식회사 반도체 소자
KR102335107B1 (ko) * 2017-10-16 2021-12-03 삼성전자 주식회사 로우 디코더를 포함하는 비휘발성 메모리 장치
US10629606B2 (en) 2017-11-07 2020-04-21 Sandisk Technologies Llc Three-dimensional memory device having level-shifted staircases and method of making thereof
US10181442B1 (en) 2017-11-30 2019-01-15 Sandisk Technologies Llc Three-dimensional memory device having L-shaped word lines and methods of making the same
US10217746B1 (en) 2017-11-30 2019-02-26 Sandisk Technologies Llc Three-dimensional memory device having L-shaped word lines and a support structure and methods of making the same
US10211215B1 (en) 2017-11-30 2019-02-19 Sandisk Technologies Llc Three-dimensional memory device containing word lines having vertical protrusion regions and methods of making the same
US10546870B2 (en) 2018-01-18 2020-01-28 Sandisk Technologies Llc Three-dimensional memory device containing offset column stairs and method of making the same
US10804284B2 (en) 2018-04-11 2020-10-13 Sandisk Technologies Llc Three-dimensional memory device containing bidirectional taper staircases and methods of making the same
JP2020043103A (ja) 2018-09-06 2020-03-19 キオクシア株式会社 半導体記憶装置およびその製造方法
KR102564402B1 (ko) * 2018-12-07 2023-08-08 에스케이하이닉스 주식회사 반도체장치 제조 방법
WO2020220556A1 (en) * 2019-04-30 2020-11-05 Yangtze Memory Technologies Co., Ltd. Three-dimensional memory device with three-dimensional phase-change memory
KR102642281B1 (ko) * 2019-04-30 2024-02-28 양쯔 메모리 테크놀로지스 씨오., 엘티디. 굴곡된 후면 워드 라인을 갖는 삼차원 메모리 디바이스를 형성하는 방법
WO2020220268A1 (en) * 2019-04-30 2020-11-05 Yangtze Memory Technologies Co., Ltd. Three-dimensional memory device having bent backside word lines
KR102607847B1 (ko) * 2019-08-06 2023-11-30 에스케이하이닉스 주식회사 반도체 메모리 장치
JP2021044295A (ja) 2019-09-06 2021-03-18 キオクシア株式会社 半導体装置およびその製造方法
CN112864036B (zh) * 2021-01-05 2023-08-01 长江存储科技有限责任公司 一种测试方法及装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4124900A (en) * 1977-09-29 1978-11-07 Westinghouse Electric Corp. Memory using interleaved rows to permit closer spacing
US7405465B2 (en) * 2004-09-29 2008-07-29 Sandisk 3D Llc Deposited semiconductor structure to minimize n-type dopant diffusion and method of making
JP5100080B2 (ja) * 2006-10-17 2012-12-19 株式会社東芝 不揮発性半導体記憶装置及びその製造方法
JP4468433B2 (ja) 2007-11-30 2010-05-26 株式会社東芝 不揮発性半導体記憶装置
KR101373183B1 (ko) * 2008-01-15 2014-03-14 삼성전자주식회사 3차원 어레이 구조를 갖는 메모리 장치 및 그것의 리페어방법

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10700083B1 (en) 2009-04-24 2020-06-30 Longitude Flash Memory Solutions Ltd. Method of ONO integration into logic CMOS flow
US11569254B2 (en) 2009-04-24 2023-01-31 Longitude Flash Memory Solutions Ltd. Method of ono integration into logic CMOS flow
US12048162B2 (en) 2009-04-24 2024-07-23 Longitude Flash Memory Solutions Ltd. Method of ono integration into logic CMOS flow
TWI648843B (zh) * 2012-03-29 2019-01-21 賽普拉斯半導體公司 製造半導體元件的方法、記憶體元件及記憶體系統
TWI681547B (zh) * 2017-11-23 2020-01-01 大陸商長江存儲科技有限責任公司 三維記憶結構以及其製作方法
US10756102B2 (en) 2017-11-23 2020-08-25 Yangtze Memory Technologies Co., Ltd. Three-dimensional memory structure and manufacturing method thereof
TWI646634B (zh) * 2017-12-29 2019-01-01 旺宏電子股份有限公司 三維半導體元件及其製造方法
TWI695482B (zh) * 2018-05-17 2020-06-01 旺宏電子股份有限公司 記憶體裝置及應用其之積體電路之製造方法
US10950786B2 (en) 2018-05-17 2021-03-16 Macronix International Co., Ltd. Layer cost scalable 3D phase change cross-point memory
TWI744604B (zh) * 2018-09-05 2021-11-01 日商東芝記憶體股份有限公司 半導體記憶裝置及半導體記憶裝置之製造方法
TWI766412B (zh) * 2019-11-05 2022-06-01 友達光電股份有限公司 雷射可程式化記憶體模組

Also Published As

Publication number Publication date
CN102005456A (zh) 2011-04-06
KR101548674B1 (ko) 2015-09-01
CN102005456B (zh) 2014-10-22
JP2011049561A (ja) 2011-03-10
KR20110021444A (ko) 2011-03-04

Similar Documents

Publication Publication Date Title
TW201133795A (en) Semiconductor memory device comprising three dimensional memory cell array
US20220359566A1 (en) Nonvolatile memory device and method for fabricating the same
US9466612B2 (en) Semiconductor memory devices and methods of forming the same
US8284601B2 (en) Semiconductor memory device comprising three-dimensional memory cell array
US8592912B2 (en) Semiconductor device and method of fabricating the same
CN102097387B (zh) 制造非易失性存储器的方法
JP5566675B2 (ja) メモリ半導体装置、その製造方法、及び動作方法
CN111684583A (zh) 具有使用逻辑管芯和多个三维存储器管芯的多堆叠接合结构的三维存储器器件及其制造方法
US20130171806A1 (en) Three-dimensional semiconductor memory device
JP2010118659A (ja) 垂直型半導体装置
KR102212558B1 (ko) 자기 메모리 소자의 제조 방법
US8980731B2 (en) Methods of forming a semiconductor device
TW201021201A (en) Semiconductor memory device
CN105845689A (zh) 具有电荷存储层的竖直存储器装置及其制造方法
KR20120078958A (ko) 3차원 반도체 장치의 제조 방법
KR20120069311A (ko) 수직형 채널 트랜지스터를 포함하는 반도체 소자 및 그 제조 방법
KR20130025207A (ko) 반도체 장치 및 그의 형성방법
TW201005954A (en) Semiconductor memory and method for manufacturing the same
KR20100084867A (ko) 비휘발성 메모리 장치 및 그 제조 방법
KR20160038161A (ko) 반도체 소자 및 그 제조 방법
KR20160049140A (ko) 자기 메모리 소자 및 자기 메모리 소자의 제조 방법
KR20110134160A (ko) 비휘발성 메모리 소자의 제조 방법
TW200935592A (en) Non-volatile memory devices and method of forming the same
US8445343B2 (en) Methods of fabricating semiconductor devices including semiconductor layers formed in stacked insulating layers
KR20110140020A (ko) 반도체 메모리 소자 및 그의 형성 방법