RU2009102208A - Межсоединение методом перевернутого кристалла на основе сформированных соединений - Google Patents

Межсоединение методом перевернутого кристалла на основе сформированных соединений Download PDF

Info

Publication number
RU2009102208A
RU2009102208A RU2009102208/28A RU2009102208A RU2009102208A RU 2009102208 A RU2009102208 A RU 2009102208A RU 2009102208/28 A RU2009102208/28 A RU 2009102208/28A RU 2009102208 A RU2009102208 A RU 2009102208A RU 2009102208 A RU2009102208 A RU 2009102208A
Authority
RU
Russia
Prior art keywords
protrusion
connection
compound according
connecting surface
electrical component
Prior art date
Application number
RU2009102208/28A
Other languages
English (en)
Other versions
RU2441298C2 (ru
Inventor
Войтек СУДОЛ (US)
Войтек СУДОЛ
Марта УИЛСОН (US)
Марта УИЛСОН
Original Assignee
Конинклейке Филипс Электроникс, Н.В. (Nl)
Конинклейке Филипс Электроникс, Н.В.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Конинклейке Филипс Электроникс, Н.В. (Nl), Конинклейке Филипс Электроникс, Н.В. filed Critical Конинклейке Филипс Электроникс, Н.В. (Nl)
Publication of RU2009102208A publication Critical patent/RU2009102208A/ru
Application granted granted Critical
Publication of RU2441298C2 publication Critical patent/RU2441298C2/ru

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05026Disposition the internal layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1601Structure
    • H01L2224/16012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/16013Structure relative to the bonding area, e.g. bond pad the bump connector being larger than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16057Shape in side view
    • H01L2224/16058Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16057Shape in side view
    • H01L2224/16059Shape in side view comprising protrusions or indentations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16148Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a bonding area protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

1. Электрическое соединение по методу перевернутого кристалла между первым и вторым электрическими компонентами (250, 260), включающее в себя ! выступ (210), имеющий первую и вторую электрически соединяющиеся поверхности (214, 215), где первая соединяющаяся поверхность (214) выступа (210) электрически соединена с первым электрическим компонентом (250); и ! площадку (220), имеющую первую и вторую электрически соединяющиеся поверхности (224, 228), где первая соединяющаяся поверхность (224) площадки (220) электрически соединена со вторым электрическим компонентом (260), а вторая электрически соединяющаяся поверхность (228) площадки (220) электрически соединена и по размерам меньше, чем вторая электрически соединяющаяся поверхность (215) выступа (210). ! 2. Соединение по п.1, в котором выступ (210) является столбиковым выступом. ! 3. Соединение по п.1, в котором выступ (210) является шариковым выступом. ! 4. Соединение по п.1, в котором выступ (210) сконфигурирован с высотой выступа в диапазоне 50-150 мкм. ! 5. Соединение по п.1, в котором первая соединяющаяся поверхность (214) выступа (210) имеет диаметр в диапазоне 50-120 мкм. ! 6. Соединение по п.1, в котором площадка (220) сконфигурирована, имеющей диаметр в диапазоне 10-70 мкм. ! 7. Соединение по п.1, в котором первый электрический компонент (250) является акустическим элементом. ! 8. Соединение по п.1, в котором второй электрический компонент (260) является специализированной интегральной схемой (ASIC). ! 9. Соединение по п.8, в котором специализированная интегральная схема (ASIC) сконфигурирована имеющей электронные схемы, размещенные под упомянутой площадкой. ! 10. Соединение по п.1, в котором соединение сконфигурировано как одно из множества �

Claims (18)

1. Электрическое соединение по методу перевернутого кристалла между первым и вторым электрическими компонентами (250, 260), включающее в себя
выступ (210), имеющий первую и вторую электрически соединяющиеся поверхности (214, 215), где первая соединяющаяся поверхность (214) выступа (210) электрически соединена с первым электрическим компонентом (250); и
площадку (220), имеющую первую и вторую электрически соединяющиеся поверхности (224, 228), где первая соединяющаяся поверхность (224) площадки (220) электрически соединена со вторым электрическим компонентом (260), а вторая электрически соединяющаяся поверхность (228) площадки (220) электрически соединена и по размерам меньше, чем вторая электрически соединяющаяся поверхность (215) выступа (210).
2. Соединение по п.1, в котором выступ (210) является столбиковым выступом.
3. Соединение по п.1, в котором выступ (210) является шариковым выступом.
4. Соединение по п.1, в котором выступ (210) сконфигурирован с высотой выступа в диапазоне 50-150 мкм.
5. Соединение по п.1, в котором первая соединяющаяся поверхность (214) выступа (210) имеет диаметр в диапазоне 50-120 мкм.
6. Соединение по п.1, в котором площадка (220) сконфигурирована, имеющей диаметр в диапазоне 10-70 мкм.
7. Соединение по п.1, в котором первый электрический компонент (250) является акустическим элементом.
8. Соединение по п.1, в котором второй электрический компонент (260) является специализированной интегральной схемой (ASIC).
9. Соединение по п.8, в котором специализированная интегральная схема (ASIC) сконфигурирована имеющей электронные схемы, размещенные под упомянутой площадкой.
10. Соединение по п.1, в котором соединение сконфигурировано как одно из множества электрических соединений, расположенных с шагом менее 150 мкм.
11. Способ образования электрического соединения по методу перевернутого кристалла между первым и вторым электрическими компонентами (250, 260), содержащий следующие шаги:
соединяют часть выступа (210) с первым электрическим компонентом (250);
соединяют часть площадки (220) со вторым электрическим компонентом (260); и
соединяют часть выступа (210) с частью площадки (220), причем поверхность (228) части площадки (220), которая соединена с частью выступа (210), меньшего размера, чем соответствующая соединяющаяся поверхность (215) части выступа (210).
12. Способ по п.11, включающий в себя процесс формирования части выступа (210) как части выступа столбиковой формы.
13. Способ по п.11, включающий в себя шаг изготовления части выступа (210), имеющего высоту в диапазоне 50-150 мкм и поверхность (214), соединяющуюся с первым электрическим компонентом (250), имеющую диаметр в диапазоне 50-120 мкм.
14. Способ по п.11, включающий в себя шаг формирования части площадки (220), имеющей диаметр в диапазоне 10-70 мкм.
15. Способ по п.11, в котором шаг соединения части выступа (210) с площадкой (220) выполняется с использованием метода соединения при низкой температуре и низком сваривающем давлении.
16. Способ по п.15, в котором метод соединения при низкой температуре и низком связывающем давлении является ультразвуковой сварки головки выступа.
17. Способ по п.11, включающий в себя шаг формирования электрического соединения по методу перевернутого кристалла как одного из множества электрических соединений, в шаговом расположении менее, чем 150 мкм.
18. Способ по п.11, в котором шаг соединения части выступа (210) с частью площадки (220) выполняется с использованием проводящей эпоксидной смолы.
RU2009102208/28A 2006-06-26 2007-06-20 Межсоединение методом перевернутого кристалла на основе сформированных соединений RU2441298C2 (ru)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US80576006P 2006-06-26 2006-06-26
US60/805,760 2006-06-26

Publications (2)

Publication Number Publication Date
RU2009102208A true RU2009102208A (ru) 2010-08-10
RU2441298C2 RU2441298C2 (ru) 2012-01-27

Family

ID=38828481

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2009102208/28A RU2441298C2 (ru) 2006-06-26 2007-06-20 Межсоединение методом перевернутого кристалла на основе сформированных соединений

Country Status (7)

Country Link
US (1) US20090294991A1 (ru)
EP (1) EP2036125B1 (ru)
JP (1) JP5204101B2 (ru)
CN (1) CN101479846B (ru)
RU (1) RU2441298C2 (ru)
TW (1) TW200814209A (ru)
WO (1) WO2008001283A2 (ru)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8129220B2 (en) 2009-08-24 2012-03-06 Hong Kong Polytechnic University Method and system for bonding electrical devices using an electrically conductive adhesive
JP5995508B2 (ja) 2012-04-27 2016-09-21 キヤノン株式会社 半導体装置および半導体装置の製造方法
US9180490B2 (en) 2012-05-22 2015-11-10 General Electric Company Ultrasound transducer and method for manufacturing an ultrasound transducer
US10956828B2 (en) 2019-06-19 2021-03-23 International Business Machines Corporation Transmon qubit flip-chip structures for quantum computing devices

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3152796B2 (ja) * 1993-05-28 2001-04-03 株式会社東芝 半導体装置およびその製造方法
JPH10303252A (ja) * 1997-04-28 1998-11-13 Nec Kansai Ltd 半導体装置
US6015652A (en) * 1998-02-27 2000-01-18 Lucent Technologies Inc. Manufacture of flip-chip device
FI105880B (fi) * 1998-06-18 2000-10-13 Nokia Mobile Phones Ltd Mikromekaanisen mikrofonin kiinnitys
JP2001085470A (ja) * 1999-09-16 2001-03-30 Fujitsu Ltd 半導体装置及びその製造方法
US6815252B2 (en) * 2000-03-10 2004-11-09 Chippac, Inc. Method of forming flip chip interconnection structure
JP3506233B2 (ja) * 2000-06-28 2004-03-15 シャープ株式会社 半導体装置及びその製造方法
JP4105409B2 (ja) * 2001-06-22 2008-06-25 株式会社ルネサステクノロジ マルチチップモジュールの製造方法
JP3717899B2 (ja) * 2002-04-01 2005-11-16 Necエレクトロニクス株式会社 半導体装置及びその製造方法
US20060116584A1 (en) * 2002-12-11 2006-06-01 Koninklijke Philips Electronic N.V. Miniaturized ultrasonic transducer
US7353056B2 (en) * 2003-03-06 2008-04-01 General Electric Company Optimized switching configurations for reconfigurable arrays of sensor elements
JP4056424B2 (ja) * 2003-05-16 2008-03-05 シャープ株式会社 半導体装置の製造方法
US6849944B2 (en) * 2003-05-30 2005-02-01 Texas Instruments Incorporated Using a supporting structure to control collapse of a die towards a die pad during a reflow process for coupling the die to the die pad
JP4024773B2 (ja) * 2004-03-30 2007-12-19 シャープ株式会社 配線基板、半導体装置およびその製造方法並びに半導体モジュール装置
CN101006361A (zh) * 2004-08-18 2007-07-25 皇家飞利浦电子股份有限公司 二维超声换能器阵列

Also Published As

Publication number Publication date
US20090294991A1 (en) 2009-12-03
JP2009542030A (ja) 2009-11-26
EP2036125B1 (en) 2019-05-22
JP5204101B2 (ja) 2013-06-05
RU2441298C2 (ru) 2012-01-27
CN101479846A (zh) 2009-07-08
EP2036125A2 (en) 2009-03-18
TW200814209A (en) 2008-03-16
WO2008001283A2 (en) 2008-01-03
WO2008001283A3 (en) 2008-05-29
CN101479846B (zh) 2011-11-23

Similar Documents

Publication Publication Date Title
TWI409884B (zh) 半導體裝置之製造方法
KR100443504B1 (ko) 볼 그리드 어레이 패키지 구조 및 그 제조방법
EP3133645A1 (en) Chip on chip attach (passive ipd and pmic) flip chip bga using new cavity bga substrate
CN108447857A (zh) 三维空间封装结构及其制造方法
JP3556503B2 (ja) 樹脂封止型半導体装置の製造方法
TW200303588A (en) Semiconductor device and its manufacturing method
JP2008193097A5 (ru)
JP2018037504A5 (ru)
TWI676409B (zh) 用於製造電子模組的方法及電子模組
JP2011009514A5 (ru)
JP2012099352A5 (ru)
RU2009102208A (ru) Межсоединение методом перевернутого кристалла на основе сформированных соединений
JP2012059782A (ja) 樹脂封止型半導体装置及びその製造方法
KR20100133303A (ko) 반도체 장치 및 그 제조 방법
WO2013107305A1 (zh) 集成模块、集成***板和电子设备
KR20010007704A (ko) 콘덴서 마이크로폰의 제조방법
JP2014086721A (ja) 電子部品が実装された基板構造及びその製造方法
KR20030091830A (ko) 집적 회로의 접속 방법 및 그 조립체
JP4123321B2 (ja) 配線基板の接合方法
JP6630117B2 (ja) コンタクトユニット及び検査治具
US7413935B2 (en) Semiconductor device and method of fabricating the same
JP2010153491A5 (ja) 電子装置及びその製造方法、並びに半導体装置
JP2007134618A5 (ru)
TWI281716B (en) System-in-package structure
JP2003303849A (ja) プリント配線板およびプリント配線板へのベアチップ半導体素子の接続方法