HRP921095A2 - Uređaj i postupak za poboljšano prevođenje virtualne adrese u realnu radi pristupa jedinici kaše memori - Google Patents

Uređaj i postupak za poboljšano prevođenje virtualne adrese u realnu radi pristupa jedinici kaše memori

Info

Publication number
HRP921095A2
HRP921095A2 HRP921095AA HRP921095A HRP921095A2 HR P921095 A2 HRP921095 A2 HR P921095A2 HR P921095A A HRP921095A A HR P921095AA HR P921095 A HRP921095 A HR P921095A HR P921095 A2 HRP921095 A2 HR P921095A2
Authority
HR
Croatia
Prior art keywords
address
unit
directory
real
mashup
Prior art date
Application number
HRP921095AA
Other languages
English (en)
Inventor
Leonard Rabis
Original Assignee
Bull Hn Information Systems Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Hn Information Systems Inc. filed Critical Bull Hn Information Systems Inc.
Publication of HRP921095A2 publication Critical patent/HRP921095A2/hr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1054—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently physically addressed

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

Opisani uređaj i postupak za ubrzavanje premiještanja virtuelne adrese, koju dostavlja centralna procesorska jedinica, u realnu adresu radi pristupa kaše memorijskoj jedinici. Tehnika je zasnovana na činjenici da će procedura po pravilu adresirati lokacije u ograničenom broju memorijskih data strana u tijeku značajnih intervala izvršavanja procedure. Mala pridružujuća memorija je dodana, i ona kao odgovor na najmanje dio broja virtuelne strane, brzo osigurava ispitivani dio broja realne strane. Ispitivani dio broja realne strane se koristi, zajedno s (nepromijenjenim) dijelom riječi adrese, za pristup jedinici kaše direktorija istovremeno s kompletnim premiještenjem broja virtuelne strane u broj realne strane. Kada je usporedba neuspješna lokacijska adresa se koristi za pristup jedinici kaše direktorija i jedinica kaše memorije radi na tipičan način. Kada je usporedba uspješna, pristupa se ispravnoj lokaciji jedinici kaše direktorija, usporedba sadržaja jedinica kaše direktorija s premještenom usporednom adresom može se izvršiti i pristup kaše skladišnoj jedinici, ako je potrebno, može se nastaviti.
HRP921095AA 1988-06-07 1992-10-23 Uređaj i postupak za poboljšano prevođenje virtualne adrese u realnu radi pristupa jedinici kaše memori HRP921095A2 (hr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US20349088A 1988-06-07 1988-06-07

Publications (1)

Publication Number Publication Date
HRP921095A2 true HRP921095A2 (hr) 1994-04-30

Family

ID=22754220

Family Applications (1)

Application Number Title Priority Date Filing Date
HRP921095AA HRP921095A2 (hr) 1988-06-07 1992-10-23 Uređaj i postupak za poboljšano prevođenje virtualne adrese u realnu radi pristupa jedinici kaše memori

Country Status (13)

Country Link
EP (1) EP0349757B1 (hr)
JP (1) JPH0251755A (hr)
KR (1) KR930002314B1 (hr)
CN (1) CN1024600C (hr)
AU (1) AU612035B2 (hr)
CA (1) CA1328026C (hr)
DE (1) DE68926837T2 (hr)
ES (1) ES2090023T3 (hr)
FI (1) FI96645C (hr)
HR (1) HRP921095A2 (hr)
MX (1) MX173010B (hr)
NO (1) NO176633C (hr)
YU (1) YU117089A (hr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6965922B1 (en) * 2000-04-18 2005-11-15 International Business Machines Corporation Computer system and method with internal use of networking switching
US7146484B2 (en) 2004-06-15 2006-12-05 Hitachi, Ltd. Method and apparatus for caching storage system

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51140521A (en) * 1975-05-30 1976-12-03 Nec Corp Address exchange device
JPS51145227A (en) * 1975-06-09 1976-12-14 Nec Corp Buffer memory system
US4170039A (en) * 1978-07-17 1979-10-02 International Business Machines Corporation Virtual address translation speed up technique
JPS5696334A (en) * 1979-12-28 1981-08-04 Fujitsu Ltd Prefetch system
US4332010A (en) * 1980-03-17 1982-05-25 International Business Machines Corporation Cache synonym detection and handling mechanism
JPS6049944B2 (ja) * 1980-12-29 1985-11-06 富士通株式会社 バッファ記憶制御方式
US4400774A (en) * 1981-02-02 1983-08-23 Bell Telephone Laboratories, Incorporated Cache addressing arrangement in a computer system
JPS5975482A (ja) * 1982-10-22 1984-04-28 Fujitsu Ltd バツフア・ストレ−ジ制御方式
EP0206050A3 (en) * 1985-06-28 1990-03-14 Hewlett-Packard Company Virtually addressed cache memory with physical tags

Also Published As

Publication number Publication date
NO176633B (no) 1995-01-23
CN1040446A (zh) 1990-03-14
EP0349757A2 (en) 1990-01-10
MX173010B (es) 1994-01-28
FI892779A (fi) 1989-12-08
FI892779A0 (fi) 1989-06-07
FI96645B (fi) 1996-04-15
YU117089A (sh) 1992-07-20
DE68926837T2 (de) 1997-03-06
JPH0251755A (ja) 1990-02-21
EP0349757B1 (en) 1996-07-17
ES2090023T3 (es) 1996-10-16
KR930002314B1 (ko) 1993-03-29
NO176633C (no) 1995-05-03
AU612035B2 (en) 1991-06-27
FI96645C (fi) 1996-07-25
NO892310D0 (no) 1989-06-06
CA1328026C (en) 1994-03-22
KR900000773A (ko) 1990-01-31
AU3592489A (en) 1989-12-14
CN1024600C (zh) 1994-05-18
DE68926837D1 (de) 1996-08-22
EP0349757A3 (en) 1990-09-19
NO892310L (no) 1989-12-08

Similar Documents

Publication Publication Date Title
KR880000299B1 (ko) 캐쉬장치
DE69530405D1 (de) Schnappschuss von auf einem massenspeichersystem gespeicherten daten
KR920001333A (ko) 고성능 프로세서의 번역 버퍼를 위한 그레뉼 어리티 힌트를 이용하는 프로세서 동작 방법
ES432147A1 (es) Perfeccionamientos en sistemas de proceso de datos.
GB8925704D0 (en) A method of operating a data processing system
ES8103868A1 (es) Un sistema para acceder a modulos de memoria
ES8406759A1 (es) Una instalacion de tratamiento de datos,en particular capaz de compartir una pluralidad de sistemas operativos
KR840005234A (ko) 어드레스 변환 제어방식
GB1184006A (en) Stored Program Electronic Data Processing System
KR970029066A (ko) 명령어 인출 방법 및 장치
ATE142035T1 (de) Virtuelles adressierungsverfahren zum betrieb eines speichers in einer datenverarbeitungsanlage und einrichtung zur ausführung besagten verfahrens
US3701107A (en) Computer with probability means to transfer pages from large memory to fast memory
SE7608131L (sv) Anordning for automatisk avstavning
EP0365117A3 (en) Data-processing apparatus including a cache memory
MY114525A (en) Apparatus and method for randomly accessing sequential access storage
SE8104981L (sv) Metod och anordning for adressering av ett minne
KR910012955A (ko) 데이타 처리 시스템
HRP921095A2 (hr) Uređaj i postupak za poboljšano prevođenje virtualne adrese u realnu radi pristupa jedinici kaše memori
ES2082860T3 (es) Un metodo de gestion de un sistema informatico.
KR890007161A (ko) 프로세서-메모리 데이타 전송시에 사용되는 다중-비퍼
KR950010138B1 (ko) 2중포트 메모리 및 2중포트 메모리의 억세스방법
KR930022203A (ko) 메모리 관리방법, 메모리 관리 원조 장치 및 메모리 관리 시스템을 갖춘 컴퓨터 시스템
JPS57100680A (en) Page fault processing system
JPS57189398A (en) Control system for memory system
FR2315744A1 (fr) Dispositif auxiliaire d'adressage virtuel

Legal Events

Date Code Title Description
A1OB Publication of a patent application
ODBC Application rejected