DE69013094D1 - Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung. - Google Patents
Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung.Info
- Publication number
- DE69013094D1 DE69013094D1 DE69013094T DE69013094T DE69013094D1 DE 69013094 D1 DE69013094 D1 DE 69013094D1 DE 69013094 T DE69013094 T DE 69013094T DE 69013094 T DE69013094 T DE 69013094T DE 69013094 D1 DE69013094 D1 DE 69013094D1
- Authority
- DE
- Germany
- Prior art keywords
- production
- memory device
- semiconductor memory
- volatile semiconductor
- volatile
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
- H01L29/7885—Hot carrier injection from the channel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/05—Etch and refill
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1191839A JPH088313B2 (ja) | 1989-07-25 | 1989-07-25 | 不揮発性半導体記憶装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69013094D1 true DE69013094D1 (de) | 1994-11-10 |
DE69013094T2 DE69013094T2 (de) | 1995-03-23 |
Family
ID=16281374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69013094T Expired - Fee Related DE69013094T2 (de) | 1989-07-25 | 1990-07-25 | Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung. |
Country Status (5)
Country | Link |
---|---|
US (2) | US5015601A (de) |
EP (1) | EP0410424B1 (de) |
JP (1) | JPH088313B2 (de) |
KR (1) | KR930009139B1 (de) |
DE (1) | DE69013094T2 (de) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5051795A (en) * | 1989-11-21 | 1991-09-24 | Texas Instruments Incorporated | EEPROM with trench-isolated bitlines |
IT1236980B (it) * | 1989-12-22 | 1993-05-12 | Sgs Thomson Microelectronics | Cella di memoria eprom non volatile a gate divisa e processo ad isolamento di campo autoallineato per l'ottenimento della cella suddetta |
KR970000533B1 (ko) * | 1990-12-20 | 1997-01-13 | 후지쓰 가부시끼가이샤 | Eprom 및 그 제조방법 |
JPH05326978A (ja) * | 1992-05-21 | 1993-12-10 | Rohm Co Ltd | 半導体記憶装置およびその製造方法 |
TW299475B (de) * | 1993-03-30 | 1997-03-01 | Siemens Ag | |
WO1994028551A1 (en) * | 1993-05-28 | 1994-12-08 | Macronix International Co., Ltd. | Flash eprom with block erase flags for over-erase protection |
US6201277B1 (en) * | 1993-08-31 | 2001-03-13 | Texas Instruments Incorporated | Slot trench isolation for flash EPROM |
DE4333979A1 (de) * | 1993-10-05 | 1995-04-13 | Gold Star Electronics | Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Herstellung |
JP3435786B2 (ja) * | 1994-03-31 | 2003-08-11 | 株式会社日立製作所 | 不揮発性半導体記憶装置の製造方法 |
KR100456256B1 (ko) * | 1996-04-03 | 2005-06-17 | 소니 가부시끼 가이샤 | 반도체장치및그제조방법 |
JPH09275196A (ja) * | 1996-04-03 | 1997-10-21 | Sony Corp | 半導体装置及びその製造方法 |
US5849621A (en) | 1996-06-19 | 1998-12-15 | Advanced Micro Devices, Inc. | Method and structure for isolating semiconductor devices after transistor formation |
US5808353A (en) * | 1996-06-20 | 1998-09-15 | Harris Corporation | Radiation hardened dielectric for EEPROM |
KR100247862B1 (ko) * | 1997-12-11 | 2000-03-15 | 윤종용 | 반도체 장치 및 그 제조방법 |
US6066530A (en) * | 1998-04-09 | 2000-05-23 | Advanced Micro Devices, Inc. | Oxygen implant self-aligned, floating gate and isolation structure |
US6323516B1 (en) * | 1999-09-03 | 2001-11-27 | Advanced Micro Devices, Inc. | Flash memory device and fabrication method having a high coupling ratio |
US6242305B1 (en) * | 1999-10-25 | 2001-06-05 | Advanced Micro Devices, Inc. | Process for fabricating a bit-line using buried diffusion isolation |
JP2001168306A (ja) * | 1999-12-09 | 2001-06-22 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
JP2001230390A (ja) * | 2000-02-17 | 2001-08-24 | Mitsubishi Electric Corp | 半導体不揮発性記憶装置およびその製造法 |
KR100452037B1 (ko) * | 2002-07-18 | 2004-10-08 | 주식회사 하이닉스반도체 | 반도체 소자의 제조방법 및 그 소자 |
JP4346322B2 (ja) * | 2003-02-07 | 2009-10-21 | 株式会社ルネサステクノロジ | 半導体装置 |
JP2006054283A (ja) * | 2004-08-11 | 2006-02-23 | Nec Electronics Corp | 不揮発性半導体記憶装置,及びその製造方法 |
WO2019190525A1 (en) * | 2018-03-29 | 2019-10-03 | Nitto Belgium Nv | Adhesive tape for automatic reel change |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5141515B2 (de) * | 1971-11-29 | 1976-11-10 | ||
US4326331A (en) * | 1979-09-17 | 1982-04-27 | Texas Instruments Incorporated | High coupling ratio electrically programmable ROM |
JPS5681974A (en) * | 1979-12-07 | 1981-07-04 | Toshiba Corp | Manufacture of mos type semiconductor device |
JPS61214446A (ja) * | 1985-03-19 | 1986-09-24 | Toshiba Corp | 半導体装置の製造方法 |
JPS6288369A (ja) * | 1985-10-15 | 1987-04-22 | Fujitsu Ltd | 半導体装置の製造方法 |
US4855800A (en) * | 1986-03-27 | 1989-08-08 | Texas Instruments Incorporated | EPROM with increased floating gate/control gate coupling |
US4698900A (en) * | 1986-03-27 | 1987-10-13 | Texas Instruments Incorporated | Method of making a non-volatile memory having dielectric filled trenches |
JPS6386560A (ja) * | 1986-09-30 | 1988-04-16 | Toshiba Corp | 半導体装置の製造方法 |
JPS63168053A (ja) * | 1986-12-27 | 1988-07-12 | Toshiba Corp | 不揮発性半導体記憶装置およびその製造方法 |
JPH0687500B2 (ja) * | 1987-03-26 | 1994-11-02 | 日本電気株式会社 | 半導体記憶装置およびその製造方法 |
US4979004A (en) * | 1988-01-29 | 1990-12-18 | Texas Instruments Incorporated | Floating gate memory cell and device |
US4951103A (en) * | 1988-06-03 | 1990-08-21 | Texas Instruments, Incorporated | Fast, trench isolated, planar flash EEPROMS with silicided bitlines |
-
1989
- 1989-07-25 JP JP1191839A patent/JPH088313B2/ja not_active Expired - Fee Related
-
1990
- 1990-07-18 US US07/553,592 patent/US5015601A/en not_active Expired - Lifetime
- 1990-07-20 KR KR1019900011036A patent/KR930009139B1/ko not_active IP Right Cessation
- 1990-07-25 EP EP90114270A patent/EP0410424B1/de not_active Expired - Lifetime
- 1990-07-25 DE DE69013094T patent/DE69013094T2/de not_active Expired - Fee Related
-
1991
- 1991-02-13 US US07/654,687 patent/US5159431A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0410424A2 (de) | 1991-01-30 |
DE69013094T2 (de) | 1995-03-23 |
KR910003661A (ko) | 1991-02-28 |
KR930009139B1 (ko) | 1993-09-23 |
US5015601A (en) | 1991-05-14 |
JPH088313B2 (ja) | 1996-01-29 |
EP0410424A3 (en) | 1991-04-10 |
EP0410424B1 (de) | 1994-10-05 |
US5159431A (en) | 1992-10-27 |
JPH0355880A (ja) | 1991-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69013094D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung. | |
DE68922254D1 (de) | Halbleiterspeicher und Verfahren zu deren Herstellung. | |
DE3881986D1 (de) | Nichtfluechtige halbleiterspeicheranordnung und verfahren zu ihrer herstellung. | |
DE3854455D1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung. | |
DE69014486D1 (de) | Halbleiterspeicheranordnung mit Stapelkondensator und Verfahren zu ihrer Herstellung. | |
DE68916297D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung. | |
DE69030822D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE69005032D1 (de) | Optohalbleitervorrichtung und Verfahren zu ihrer Herstellung. | |
DE68926645D1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69231290D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE4323799B4 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69108815D1 (de) | Aufnahmeeinrichtung und Verfahren zu ihrer Herstellung. | |
DE3587798D1 (de) | SoI-Halbleiteranordnung und Verfahren zu ihrer Herstellung. | |
DE3782328D1 (de) | Chipkarte mit externer programmiermoeglichkeit und verfahren zu ihrer herstellung. | |
DE69309583D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE68924849D1 (de) | Nichtflüchtiger halbleiterspeicher und verfahren zur herstellung. | |
DE69226488D1 (de) | Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung | |
DE3679087D1 (de) | Halbleitervorrichtung und verfahren zu seiner herstellung. | |
DE69532907D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE68913220D1 (de) | Schaltereinrichtung und Verfahren zu ihrer Herstellung. | |
DE3778331D1 (de) | Halbleiterspeicheranordnung und verfahren zu ihrer herstellung. | |
DE69634764D1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE68920571D1 (de) | Halbleiterlaser-Vorrichtung und Verfahren zu ihrer Herstellung. | |
DE3885010D1 (de) | Nichtflüchtige Speicherzelle und Verfahren zu ihrer Herstellung. | |
DE69022865D1 (de) | EPROM-Speicheranordnung mit Crosspoint-Konfiguration und Verfahren zu ihrer Herstellung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) | ||
8339 | Ceased/non-payment of the annual fee |