TW381334B - Semiconductor modules - Google Patents

Semiconductor modules Download PDF

Info

Publication number
TW381334B
TW381334B TW087110874A TW87110874A TW381334B TW 381334 B TW381334 B TW 381334B TW 087110874 A TW087110874 A TW 087110874A TW 87110874 A TW87110874 A TW 87110874A TW 381334 B TW381334 B TW 381334B
Authority
TW
Taiwan
Prior art keywords
semiconductor
mounting substrate
wiring pattern
sealing resin
semiconductor element
Prior art date
Application number
TW087110874A
Other languages
English (en)
Inventor
Ryuichiro Mori
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of TW381334B publication Critical patent/TW381334B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1052Wire or wire-like electrical connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1094Thermal management, e.g. cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

經濟部中央標準局員工消費合作社印製 Λ7 B7五、發明説明(1 ) [發明所靥之技術領域] 本發明有關於裝載有樹脂密封型之半導體封裝之半導體 模組。 [習知之技術] 圖4是剖面圖,用來表示習知之半導體模組。在該圖中 ,符號1是半導體元件,8是安裝用基板,9是用Μ將半導 體元件1固定在安裝用基板8之接著材料,7是接線,用來 使形成在半導體元件1之電極(圖中未顯示)和形成在安裝 用基板8之電極(圖中未顯示)進行電連接,10是密封樹脂 。使用接著材料9將半導體元件1直接固定在安裝用基板8 ,使用接線7使半導體元件1上之電極(圖中未顧示)和安裝 用基板8上之電極(圖中未顯示)進行電連接,和利用用Κ 保護半導體元件1使其不會受到周圍環境之影響之密封樹 脂10,用來密封半導體元件1和接線7,經由形成半導體模 組,可Μ使半導體元件1之安裝面積縮小和可Μ使其重量 減輕。 [發明所欲解決之問題] 習知之半専體模組因為依上述方式構成,所Μ半導體元 件1之單體之特性檢査,由於轉送等之問題在技術上和成 本上很難解決,因為不能確認半導體元件1之可靠度,所 Κ在安裝後之半専體模組之階段才知道不良,因此會有半 導體模組之產量降低和成本變高之問題。 另外,在可攜帶式電子機器,例如可攜帶式電話或可攜 帶式個人電腦,随著更進一層小型化或減輕重量‘之要求, -----------裝-- (請先閱讀背面之注意事項再填寫本頁) 、-° 本紙張尺度適用中國國家標準(CNS ) Α4規格(210Χ 297公釐) -4 - ΑΊ Β7 經濟部中央標準局員工消費合作社印製 五、發明説明( 2 ) 1 1 要 求 經 由 零 件 之 小 型 化 和 半 導 體 封 裝 之 安 裝 面 積 和 體 積 之 1 1 1 m 小 用 來 使 半 導 體 模 組 小 型 化 〇 1 I 本 發 明 用 來 解 決 上 述 之 問 題 9 其 巨 的 是 提 供 半 導 體 模 組 請 先 1 1 閱 I 可 Μ 很 容 晃 進 行 半 導 體 元 件 之 單 體 之 特 性 檢 査 可 Μ Μ 讀 背 I 面 高1廣裝 載 可 靠 度 被 確 認 之 多 個 之 半 導 體 封 裝 0 之 注 1 1 意 1 | [解決問題之手段] 事 項 1 I 再 1 | 本 發 明 之 半 導 體 模 組 具 備 有 半 導 體 元 件 ! 配 線 圖 型 填 寫 本 形 成 與 半 導 體 元 件 之 電 極 產 生 電 連 接 半 導 體 封 裝 具 有 頁 1 I 密 封 樹 脂 除 了 配 線 圖 型 之 一 部 份 外 用 來 密 封 半 導 體 元 1 | 件 及 其 周 邊 和 安 裝 基 板 用 來 裝 載 半 導 體 封 裝 其 中 在 1 .1 安 裝 基 板 上 重 叠 的 固 定 多 個 之 半 導 體 封 裝 和 利 用 接 線 用 1 訂 來 連 接 被 引 出 到 密 封 樹 脂 之 外 部 之 配 線 圖 型 部 和 安 裝 基 板 1 | 上 之 電 極 〇 1 I 另 外 半 導 體 封 裝 之 電 極 經 由 塊 體 與 形 成 在 基 板 上 之 配 1 1 I 線 圖 型 連 接 0 1 另 外 在 重 叠 於 安 裝 基 板 上 之 多 個 半 導 體 封 裝 之 間 安 1 I 裝 有 散 熱 憐 構 〇 1 | [發明之實施形態] 1 實 施 形 態 1 . 1 1 下 面 將 參 照 附 圖 用 來 說 明 本 發 明 之 一 實 施 形 態 之 裝 載 有 1 1 樹 脂 密 封 型 半 導 體 裝 置 之 半 導 體 模 組 0 圖 1是剖面圖 用 1 1 來 表 示 本 發 明 之 實 施 形 態 1之半導體模組 圖2是 剖 面 圖 ) 1 | 用 來 表 示 被 裝 載 在 圖 1之半導體模組之半導體封装 5在該 1 I 圖 中 符 號 1 1 a、 1 b是半導體元件 2 Λ 2a 2b是 基 板 t 1 1 f紙張尺度適用中國國家標準·( CMS ) Α4規格(210X 297公釐) -^ 經濟部中央標準局員工消費合作社印製 Λ7 B7五、發明説明(3 ) 3、3a、3b是形成在基板2、2a、2b上之配線圖型,4、4a 、4b是塊體,5是用Μ密封半導體元件1、la、lb之密封樹 脂,6、6a、6b是半導體封裝,7是接線,8是安装用基板 ,9是接著材料,10是密封樹脂,用來密封被裝載在安裝 用基板8上之半導體封裝6a、6b。 被裝載在本實施形態之半導體模組之半専體封裝如圖2 所示,其構成方式是利用塊體4用來使形成在半導體元件1 之電極(圖中未顯示)和基板2上之配線圖型3進行電連接, 利用密封樹脂5用來保護半導體元件1和塊體4使其不會受 到周圍環境之影響。另外,基板2之大小比半導體元件1之 大小稍大,促成與塊體4連接之配線圖型3之另外一端被引 出到密封樹脂5之外側。具有此種構造之半等體封裝6因為 在尺寸上比半導體元件1稍大和半導體元件1被樹脂密封, 所以可Μ很容易進行半導體元件1之單體之特性檢測。 本實施形態之半導體模組被構建成利用塊體4a、4b將2 種之半導體元件la、lb分別連接到基板2a、2b上之配媒圖 型3a、3b,對於利用密封樹脂5之密封所形成之半導體封 裝6a、6b,利用接著材料9將半導體封装6b固定在安装用 基板8上,和利用接著材料9將半導體封裝6a固定在半導體 封裝6 b之上,在連接到被引出至密封樹脂5之外側之半導 體元件la之配線圖型3a和被連接到半導體元件lb之配線圖 型3 b之間*在被引出到密封樹脂5之外側之配線圖型3 a和 安裝用基板8上之電極(圖中未顯示)之間,和在被引出到 密封樹脂5之外側之配線圖型3b和安裝用基板8上之電極( (請先閲讀背面之注意事項再填寫本頁)
、1T 本紙張尺度適用中國國家標準(CNS ) Α4規格(210X 297公釐) 6 經濟部中央標隼局員工消費合作社印製 Λ7 B7 _五、發明説明(4 ) 圖中未顯示)之間,經由接線7進行電連接。另外,裝載在 安裝用基板8上之半導體封裝6a、6b和接線7被密封樹脂10 密封。 依照本發明時,所具有之構造是使用樹脂密封K塊體4a 、4bf連接到基板2a、2b上之配線圖型3a、3b之半導體元 件1 a、1 b,和配線圖型3 a、3 b之一部份被引出到密封樹脂 之外側,經由將尺寸比半導體元件la、lb稍大而且可靠度 被確認之半導體封裝6a、6b重叠的安裝在該安裝用基板8 上,可Μ大幅的縮小半導體封裝6a和半導體封裝6b之安裝 面積,可Μ用來使半導體模組小型化。 實施形態2 . 圖3是用Μ表示本發明之實施形態2之半導體模組之剖面 圖。在該圖中,符號11是散熱機構,被接著材料9固定在 重叠安裝於該安裝用基板δ上之半導體封裝6a和半導體封 裝6b之間。另外,其他之構造因為與實施形態1相同,故 其說明在此加Μ省略。 依照本實施形態時,將散熱機構(例如散熱板等)11配置 在重叠安裝於該安裝用基板8上之半導體封裝6a和半導體 封裝6 b之間,利用接著材料9分別固定到半導體封裝6 a和 半導體封裝6b,可Μ獲得與實施形態1同樣之效果,和可 Μ防止由於半導體元件la、lb之高速動作時之發熱而造成 之半導體元件la、lb之溫度上升。 [發明之效果] 如上所述,依照本發明時,使用塊體將半導體元件電連 ---------- ''衣---_---;-訂 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS ) A4規格(210X 297公釐) 7 五、發明説明(5 Μ Β7 份配配 部的之 一 叠側 之重外 型裝之 S 封 指 OUH 線體樹 配導封 和半密 件個到 元多出 體之引 導造被 半構用 , 種 使 型此 , 圖有上 線具板 配將基 之 ,用 上封裝 板密安 基脂該 在樹在 接被置 半的 在幅 Μ 大I 可 Κ 式可 方和 ΒΟΕ 種 , 這度 用靠 利可 , 之 接件 連元 板體 基導 用半 裝認 安確 與段 來階 用之 部裝 型封 圖體 線導 獲 以 可 和 度 靠 可 高 提 Μ 可 積 面。 裝組 安模 之體 裝導 封半 體之 導化 半型 小 小 縮得 半之 之件 上元 板體 基導 用半 装於 安由 於止 叠防 重Μ 在可 由 , 經構 , 機 時 热 ΠΡ ^3/ 明散 發置 本配 照間 依之 ’ 裝 外封 另體 導 升 上 度 溫 之 件 元 體 導 半 之 成 造 而 熱 發 之 時 作 動 a 高 明 說 單 簡 之 圖 附 模 體 導 半 之 IX 態 形 施 實 之 明 發 本 示 表 來 用 圖 面 剖 是 1A 圖 ^--.-----.装-- (請先閱讀背面之注意事項再填寫本頁) -55 組 圖 面 剖 是 導 半 之 組 模 2 體 圖導 半 之 1X 態 形 施 實 之 明 發 本 在 載 裝 被 示 表 來 用 裝 封 體 模 體 導 半 之 2 態 形 施 實 之 明 發 本 示 表 來 用 圖 面 剖 是 3 圖 組 經濟部中央標隼局員工消費合作 組 模 體 導 半 -f--種 此 之 知 習 示 表 來 用 圖 1 面明 剖說 是之 4 號 符 件 元 體 導 半 型 圖 線 配 a 脂 樹 封 密 裝 封 體 導 半 板 基 線 接 板 基 用 裝 安 料 材 著 接 脂 樹 封 密 構 機 熱 散 |用中國國家標準(〇奶)六4規格(210'/ 297公釐) 8

Claims (1)

  1. ABCD 六、申請專利範圍 1 . 一種半導體模組,具備有: 半導體元件; 配線圖型,形成與上述之半導體元件之電極產生電連接; 半導體封裝,具有密封樹脂,除了上述配線圖型之一部 份外,用來密封上述之半導體元件及其周邊;和 安裝基板,用來裝載上述之半導體封裝; 其特激是 在上述之安裝基板上重叠的固定多個之上述半導體封裝 ,和利用接線用來連接被引出到上述密封樹脂之外部之上 述配線圖型和上述安裝基板上之電極。 2. 如申請專利範圍第1項之半導體模組,其中 半導體封裝之電極經由塊體與形成在基板上之配線圖型 連接。 3. 如申請專利範圍第1或2項之半導體模組,其中 在重叠於安裝基板上之多個半導體封裝之間,安裝有散 熱機構。 In nn tl —^|€ In I I I n^i n^t ill —mne i—J *'-° (請先閱讀背面之注意事項再填寫本頁) 經濟部中央標準局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS ) Λ4規格(210 X 2<Π公釐》
TW087110874A 1997-10-29 1998-07-06 Semiconductor modules TW381334B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29728897A JP3644662B2 (ja) 1997-10-29 1997-10-29 半導体モジュール

Publications (1)

Publication Number Publication Date
TW381334B true TW381334B (en) 2000-02-01

Family

ID=17844583

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087110874A TW381334B (en) 1997-10-29 1998-07-06 Semiconductor modules

Country Status (3)

Country Link
US (1) US5903049A (zh)
JP (1) JP3644662B2 (zh)
TW (1) TW381334B (zh)

Families Citing this family (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148265A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US6861290B1 (en) 1995-12-19 2005-03-01 Micron Technology, Inc. Flip-chip adaptor package for bare die
JPH10335580A (ja) * 1997-06-02 1998-12-18 Mitsubishi Electric Corp 半導体パッケージおよびこれを用いた半導体モジュール
US6072233A (en) 1998-05-04 2000-06-06 Micron Technology, Inc. Stackable ball grid array package
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US6143981A (en) 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
KR100302593B1 (ko) 1998-10-24 2001-09-22 김영환 반도체패키지및그제조방법
JP3304921B2 (ja) * 1999-06-18 2002-07-22 日本電気株式会社 半導体記憶装置
JP3360655B2 (ja) * 1999-07-08 2002-12-24 日本電気株式会社 半導体装置
KR20010037247A (ko) * 1999-10-15 2001-05-07 마이클 디. 오브라이언 반도체패키지
KR100421774B1 (ko) * 1999-12-16 2004-03-10 앰코 테크놀로지 코리아 주식회사 반도체패키지 및 그 제조 방법
US7042068B2 (en) 2000-04-27 2006-05-09 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
JP3405456B2 (ja) * 2000-09-11 2003-05-12 沖電気工業株式会社 半導体装置,半導体装置の製造方法,スタック型半導体装置及びスタック型半導体装置の製造方法
JP4586273B2 (ja) * 2001-01-15 2010-11-24 ソニー株式会社 半導体装置構造
KR100731007B1 (ko) * 2001-01-15 2007-06-22 앰코 테크놀로지 코리아 주식회사 적층형 반도체 패키지
JP4780844B2 (ja) * 2001-03-05 2011-09-28 Okiセミコンダクタ株式会社 半導体装置
US6545345B1 (en) 2001-03-20 2003-04-08 Amkor Technology, Inc. Mounting for a package containing a chip
JP2002373969A (ja) * 2001-06-15 2002-12-26 Oki Electric Ind Co Ltd 半導体装置及び半導体装置の製造方法
EP1455392A4 (en) * 2001-12-07 2008-05-07 Fujitsu Ltd SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
KR100480908B1 (ko) * 2001-12-28 2005-04-07 주식회사 하이닉스반도체 적층 칩 패키지의 제조 방법
JP2003273317A (ja) * 2002-03-19 2003-09-26 Nec Electronics Corp 半導体装置及びその製造方法
US6608366B1 (en) 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
US6818973B1 (en) 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
US7064426B2 (en) 2002-09-17 2006-06-20 Chippac, Inc. Semiconductor multi-package module having wire bond interconnect between stacked packages
US7053476B2 (en) * 2002-09-17 2006-05-30 Chippac, Inc. Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages
US6972481B2 (en) * 2002-09-17 2005-12-06 Chippac, Inc. Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages
WO2004027823A2 (en) * 2002-09-17 2004-04-01 Chippac, Inc. Semiconductor multi-package module having wire bond interconnection between stacked packages
US20040061213A1 (en) * 2002-09-17 2004-04-01 Chippac, Inc. Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages
US7205647B2 (en) * 2002-09-17 2007-04-17 Chippac, Inc. Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages
US6838761B2 (en) * 2002-09-17 2005-01-04 Chippac, Inc. Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield
US7061088B2 (en) * 2002-10-08 2006-06-13 Chippac, Inc. Semiconductor stacked multi-package module having inverted second package
US7034387B2 (en) * 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US7479407B2 (en) * 2002-11-22 2009-01-20 Freescale Semiconductor, Inc. Digital and RF system and method therefor
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
JP3689694B2 (ja) * 2002-12-27 2005-08-31 松下電器産業株式会社 半導体装置及びその製造方法
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US6856009B2 (en) * 2003-03-11 2005-02-15 Micron Technology, Inc. Techniques for packaging multiple device components
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US6879034B1 (en) 2003-05-01 2005-04-12 Amkor Technology, Inc. Semiconductor package including low temperature co-fired ceramic substrate
US7332797B2 (en) * 2003-06-30 2008-02-19 Intel Corporation Wire-bonded package with electrically insulating wire encapsulant and thermally conductive overmold
US7144640B2 (en) * 2003-08-01 2006-12-05 Agency For Science, Technology And Research Tilted media for hard disk drives and magnetic data storage devices
US6921967B2 (en) 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
JP5197961B2 (ja) * 2003-12-17 2013-05-15 スタッツ・チップパック・インコーポレイテッド マルチチップパッケージモジュールおよびその製造方法
US7989940B2 (en) * 2003-12-19 2011-08-02 Tessera, Inc. System and method for increasing the number of IO-s on a ball grid package by wire bond stacking of same size packages through apertures
WO2005069369A1 (de) * 2004-01-16 2005-07-28 Continental Teves Ag & Co. Ohg Integriertes bauelement
EP1560267A1 (en) * 2004-01-29 2005-08-03 Kingston Technology Corporation Integrated multi-chip chip scale package
JP2007533152A (ja) * 2004-04-16 2007-11-15 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 集積回路、集積回路の製造方法及び集積回路を製造するための組立部品、並びに該集積回路を有する携帯電話
US8552551B2 (en) * 2004-05-24 2013-10-08 Chippac, Inc. Adhesive/spacer island structure for stacking over wire bonded die
US20050258527A1 (en) * 2004-05-24 2005-11-24 Chippac, Inc. Adhesive/spacer island structure for multiple die package
US20050269692A1 (en) * 2004-05-24 2005-12-08 Chippac, Inc Stacked semiconductor package having adhesive/spacer structure and insulation
US7253511B2 (en) * 2004-07-13 2007-08-07 Chippac, Inc. Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
US20080203552A1 (en) * 2005-02-15 2008-08-28 Unisemicon Co., Ltd. Stacked Package and Method of Fabricating the Same
KR101213661B1 (ko) * 2005-03-31 2012-12-17 스태츠 칩팩, 엘티디. 칩 스케일 패키지 및 제 2 기판을 포함하고 있으며 상부면및 하부면에서 노출된 기판 표면들을 갖는 반도체 어셈블리
US7372141B2 (en) * 2005-03-31 2008-05-13 Stats Chippac Ltd. Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
US7364945B2 (en) 2005-03-31 2008-04-29 Stats Chippac Ltd. Method of mounting an integrated circuit package in an encapsulant cavity
JP4589170B2 (ja) * 2005-04-28 2010-12-01 新光電気工業株式会社 半導体装置及びその製造方法
US7429786B2 (en) * 2005-04-29 2008-09-30 Stats Chippac Ltd. Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides
US7354800B2 (en) 2005-04-29 2008-04-08 Stats Chippac Ltd. Method of fabricating a stacked integrated circuit package system
US7582960B2 (en) * 2005-05-05 2009-09-01 Stats Chippac Ltd. Multiple chip package module including die stacked over encapsulated package
US7746656B2 (en) * 2005-05-16 2010-06-29 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US7394148B2 (en) * 2005-06-20 2008-07-01 Stats Chippac Ltd. Module having stacked chip scale semiconductor packages
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
JP4937581B2 (ja) * 2005-12-22 2012-05-23 ルネサスエレクトロニクス株式会社 電子装置
US7768125B2 (en) * 2006-01-04 2010-08-03 Stats Chippac Ltd. Multi-chip package system
US7456088B2 (en) 2006-01-04 2008-11-25 Stats Chippac Ltd. Integrated circuit package system including stacked die
US7750482B2 (en) * 2006-02-09 2010-07-06 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US8704349B2 (en) * 2006-02-14 2014-04-22 Stats Chippac Ltd. Integrated circuit package system with exposed interconnects
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
JP2008166438A (ja) * 2006-12-27 2008-07-17 Spansion Llc 半導体装置およびその製造方法
US8163600B2 (en) * 2006-12-28 2012-04-24 Stats Chippac Ltd. Bridge stack integrated circuit package-on-package system
US9466545B1 (en) * 2007-02-21 2016-10-11 Amkor Technology, Inc. Semiconductor package in package
JP2009123923A (ja) * 2007-11-15 2009-06-04 Elpida Memory Inc 半導体装置及びその製造方法
US7969018B2 (en) * 2008-07-15 2011-06-28 Infineon Technologies Ag Stacked semiconductor chips with separate encapsulations
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8723327B2 (en) 2011-10-20 2014-05-13 Invensas Corporation Microelectronic package with stacked microelectronic units and method for manufacture thereof
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9385006B2 (en) * 2012-06-21 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming an embedded SOP fan-out package
JP2019153619A (ja) * 2018-02-28 2019-09-12 東芝メモリ株式会社 半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2816244B2 (ja) * 1990-07-11 1998-10-27 株式会社日立製作所 積層型マルチチップ半導体装置およびこれに用いる半導体装置
FR2694840B1 (fr) * 1992-08-13 1994-09-09 Commissariat Energie Atomique Module multi-puces à trois dimensions.

Also Published As

Publication number Publication date
US5903049A (en) 1999-05-11
JPH11135713A (ja) 1999-05-21
JP3644662B2 (ja) 2005-05-11

Similar Documents

Publication Publication Date Title
TW381334B (en) Semiconductor modules
TW518742B (en) Semiconductor device
TW579582B (en) Packaging system for die-up connection of a die-down oriented integrated circuit
TW463346B (en) Dual-leadframe package structure and its manufacturing method
TW312844B (zh)
JP2974552B2 (ja) 半導体装置
TW552689B (en) High electrical characteristic and high heat dissipating BGA package and its process
TW423129B (en) Capacitive mounting arrangement for securing an integrated circuit package to a heat sink
TW546806B (en) Semiconductor package with common lead frame and heat sink
TW447059B (en) Multi-chip module integrated circuit package
TW488042B (en) Quad flat non-leaded package and its leadframe
JPH0590482A (ja) 半導体装置およびその製造方法
TW479302B (en) Wiring board, connection board, semiconductor device, manufacture method, circuit board, and electronic device
TW567602B (en) Multi-chip module
TWI233194B (en) Semiconductor packaging structure
TW391043B (en) Vertical semiconductor device package having printed circuit board and heat spreader, and module having the packages
TW508769B (en) Packaging substrate protected against electrostatic discharge
TW507502B (en) Semiconductor module
TW586208B (en) Wafer-level packaging structure
TW469610B (en) Package structure having testing pads on chip
JPS63308943A (ja) 半導体装置
US6211564B1 (en) Integrated circuit package having stepped terminals
TW436940B (en) Ball grid array package having an expansion buffer insert and method of construction
TW411540B (en) Stacked MCM micro ball grid array package
TW457836B (en) High heat dissipation type integrated circuit substrate structure and fabrication process

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent