JPS5890599U - 論理装置 - Google Patents

論理装置

Info

Publication number
JPS5890599U
JPS5890599U JP1982144256U JP14425682U JPS5890599U JP S5890599 U JPS5890599 U JP S5890599U JP 1982144256 U JP1982144256 U JP 1982144256U JP 14425682 U JP14425682 U JP 14425682U JP S5890599 U JPS5890599 U JP S5890599U
Authority
JP
Japan
Prior art keywords
transistors
group
transistor
output
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1982144256U
Other languages
English (en)
Other versions
JPS6041040Y2 (ja
Inventor
ハロルド・ウオリス・ドジエ
Original Assignee
モステツク・コ−ポレ−シヨン
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by モステツク・コ−ポレ−シヨン filed Critical モステツク・コ−ポレ−シヨン
Publication of JPS5890599U publication Critical patent/JPS5890599U/ja
Application granted granted Critical
Publication of JPS6041040Y2 publication Critical patent/JPS6041040Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
    • G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
    • G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
    • G11C17/123—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices comprising cells having several storage transistors connected in series
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17796—Structural details for adapting physical parameters for physical disposition of blocks

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第１図は典型的なメモリ・マトリクスとアドレス指定回
路のブロック図である。第２図は、本考案の教えに従っ
て構成されるＭＸＫのＲＯＭメモリ・マトリクスの回路
図である。第３図は、エンハンスメント形とデプレッシ
ョン形のＭＯ３ＦＥＴデバイスによりプログラムされる
論理マトリクスの回路図である。第４図は、各々の出力
列内のＭＯＳＦＥＴのトランジスタの所定のもののソー
スとドレイン部分を電気的に内部接続する拡散ブリッジ
領域によってプログラムされる論理マトリクスの回路図
である。第５図は本考案の教えに従って構成されるＲＯ
Ｍの簡単化された回路図である。 第６図は第３図に示される集積化構造の基板レイアウト
の略図である。第７図は第６図に示される構造を線■−
■に沿って切った断面図である。第８図は金属ゲートを
有する集積回路についての第６図と同様な基板のレイア
ウトである。第９図は第８図に示される構造のものを線
ＩＸ−ＩＸに沿って切った断面図である。第１０図は単
一のビット線を形成するための並列に接続された複数個
の直列ＲＯＭ回路の電気的なブロック図である。 １０・・・ＲＯＭマトリクス、１２・・・アドレス指定
系、１４・・・アドレス制御回路、１６・・・アドレス
・デコーダ、２２・・・ＭＯ３ＦＥＴ要素、３０・・・
Ｐ型基板、３２．３４・・・Ｎ−１−拡散領域、４０・
・・絶縁酸化物の層、５０・・・導電性のブリッジ領域
。 １　アＪ”ｌて躬婦　ｌ−１ｊｌ 咀　ｋ’　１４ Ｉ　アトｂｘ−Ｙ３−９　　Ｆ１日 ＦＩＧ、　　１ ψ　　　　　　　　　　　　　− １１１°・・’ｌ　ｌ”Ｊ 制御襠号出力 ・Ｌカ線 ５２、／ ′　　　Ｂ □−□□ 打抜　　　　１１ 艶−−−↑ゴ→ ５６−／Ｉ’ｌｌ 、　　　　＋、１ ５８７′１；１１ グ；ｓ−ｙ゛１−に劇ビ　〇−−−−十−４−４−興１
１１１ １　Ｉ　１１ ゲル−７４１尺線　Ｇ−一一一、−□−］雪＋　、　１
　ｌ よ」キト１ １ ♂二→」」− 打振　　　１曹 Ｇ　　■ ０−□−ｐ−＝−−− １ を刀膝ト一一７一一 グ７ｃ　−ｊ　ＪｉＦ−杖葬一−−−−□−−■ ’；７Ｌ−７”ｉＪ＆　　　−−−１１：　ニ ア半丼−°。 阻 ：　１ ｅ刊− ＋−−一 一−（ビザトＲ恥）

Claims (1)

  1. 【実用新案登録請求の範囲】 半導体基板であって、その選択された各場所に形成され
    る複数のグループの電界効果トランジスタを有し、前記
    トランジスタの各々はゲート、′ソース及びドレインを
    有し、トランジスタの各グループは各入力行及び１つの
    出力列の組に配置され、各入力行における各トランジス
    タのゲートは電気的に共通に接続され、各出力列におけ
    る各トランジスタのドレインは夫々の出力列における隣
    合う各トランジスタのソースに直列に接続され、これに
    より各グループにおけるトランジスタの各出力列を通し
    てゲート制御される直列導電路が設定される前記半導体
    基板と、 各グループの対応する入力行を電気的に接続し共通の入
    力線を形成する装置と、 各グループの対応する出力列を共通の出力線に選択的に
    接続する装置であって、選択された論理状態に対応する
    バイアス電位に応答して出力列を、共通の出力線に接続
    し又は共通の出力線から接続を断つ前記装置と、 を有する論理装置。
JP1982144256U 1976-09-27 1982-09-22 論理装置 Expired JPS6041040Y2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/726,579 US4142176A (en) 1976-09-27 1976-09-27 Series read only memory structure
US726579 1996-10-07

Publications (2)

Publication Number Publication Date
JPS5890599U true JPS5890599U (ja) 1983-06-18
JPS6041040Y2 JPS6041040Y2 (ja) 1985-12-12

Family

ID=24919173

Family Applications (2)

Application Number Title Priority Date Filing Date
JP9772877A Pending JPS5341951A (en) 1976-09-27 1977-08-15 Logic matrix device
JP1982144256U Expired JPS6041040Y2 (ja) 1976-09-27 1982-09-22 論理装置

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP9772877A Pending JPS5341951A (en) 1976-09-27 1977-08-15 Logic matrix device

Country Status (6)

Country Link
US (1) US4142176A (ja)
JP (2) JPS5341951A (ja)
DE (1) DE2731873A1 (ja)
FR (1) FR2365857A1 (ja)
GB (1) GB1556108A (ja)
IT (1) IT1079409B (ja)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE32401E (en) * 1978-06-13 1987-04-14 International Business Machines Corporation Quaternary FET read only memory
US4202044A (en) * 1978-06-13 1980-05-06 International Business Machines Corporation Quaternary FET read only memory
JPS5843838B2 (ja) * 1979-02-28 1983-09-29 富士通株式会社 読取り専用メモリ
US4274147A (en) * 1979-09-04 1981-06-16 Rockwell International Corporation Static read only memory
JPS5650630A (en) * 1979-10-01 1981-05-07 Mitsubishi Electric Corp Semiconductor integrated circuit
US4602354A (en) * 1983-01-10 1986-07-22 Ncr Corporation X-and-OR memory array
US4570239A (en) * 1983-01-24 1986-02-11 Motorola, Inc. Series read-only-memory having capacitive bootstrap precharging circuitry
US5184202A (en) * 1983-07-27 1993-02-02 Hitachi, Ltd. Semiconductor integrated circuit device
JPH073862B2 (ja) * 1983-07-27 1995-01-18 株式会社日立製作所 半導体記憶装置
DE3831538C2 (de) * 1987-09-18 1996-03-28 Toshiba Kawasaki Kk Elektrisch löschbare und programmierbare Halbleiter-Speichervorrichtung
US5198996A (en) * 1988-05-16 1993-03-30 Matsushita Electronics Corporation Semiconductor non-volatile memory device
EP0342880B1 (en) * 1988-05-16 1994-07-20 Matsushita Electronics Corporation Semiconductor non-volatile memory device
CA1309781C (en) * 1988-06-21 1992-11-03 Colin Harris Compact cmos analog crosspoint switch matrix
KR940008703Y1 (ko) * 1989-05-09 1994-12-27 삼성전자 주식회사 멀티 시스템의 모우드 절환시 노이즈 제거회로
US5200355A (en) * 1990-12-10 1993-04-06 Samsung Electronics Co., Ltd. Method for manufacturing a mask read only memory device
JP3109537B2 (ja) * 1991-07-12 2000-11-20 日本電気株式会社 読み出し専用半導体記憶装置
FR2730345B1 (fr) * 1995-02-03 1997-04-04 Matra Mhs Procede de fabrication d'une memoire morte en technologie mos, et memoire ainsi obtenue
JPH09161495A (ja) * 1995-12-12 1997-06-20 Ricoh Co Ltd 半導体メモリ装置
US6137318A (en) * 1997-12-09 2000-10-24 Oki Electric Industry Co., Ltd. Logic circuit having dummy MOS transistor
EP1126614B1 (en) * 2000-02-14 2004-11-17 STMicroelectronics S.r.l. Programmable logic arrays
US6414873B1 (en) 2001-03-16 2002-07-02 Simtek Corporation nvSRAM with multiple non-volatile memory cells for each SRAM memory cell
US6512694B2 (en) 2001-03-16 2003-01-28 Simtek Corporation NAND stack EEPROM with random programming capability
US7005711B2 (en) * 2002-12-20 2006-02-28 Progressant Technologies, Inc. N-channel pull-up element and logic circuit
US7233522B2 (en) * 2002-12-31 2007-06-19 Sandisk 3D Llc NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US7005350B2 (en) * 2002-12-31 2006-02-28 Matrix Semiconductor, Inc. Method for fabricating programmable memory array structures incorporating series-connected transistor strings
US7505321B2 (en) * 2002-12-31 2009-03-17 Sandisk 3D Llc Programmable memory array structure incorporating series-connected transistor strings and methods for fabrication and operation of same
US20050128807A1 (en) * 2003-12-05 2005-06-16 En-Hsing Chen Nand memory array incorporating multiple series selection devices and method for operation of same
US7221588B2 (en) * 2003-12-05 2007-05-22 Sandisk 3D Llc Memory array incorporating memory cells arranged in NAND strings
US7023739B2 (en) * 2003-12-05 2006-04-04 Matrix Semiconductor, Inc. NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
WO2007079295A2 (en) * 2005-11-25 2007-07-12 Novelics Llc Dense read-only memory
US20080151654A1 (en) 2006-12-22 2008-06-26 Allan James D Method and apparatus to implement a reset function in a non-volatile static random access memory

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3405399A (en) * 1964-06-16 1968-10-08 Sperry Rand Corp Matrix selection circuit
US3613055A (en) * 1969-12-23 1971-10-12 Andrew G Varadi Read-only memory utilizing service column switching techniques
US3728696A (en) * 1971-12-23 1973-04-17 North American Rockwell High density read-only memory
GB1357515A (en) * 1972-03-10 1974-06-26 Matsushita Electronics Corp Method for manufacturing an mos integrated circuit
JPS4945177A (ja) * 1972-09-05 1974-04-30
DE2264287C2 (de) * 1972-12-30 1975-02-27 Deutsche Texaco Ag, 2000 Hamburg Verfahren zur Herstellung und/oder Härtung von Polykondensationsharzen
JPS5751195B2 (ja) * 1974-07-03 1982-10-30
JPS5185640A (ja) * 1975-01-25 1976-07-27 Nippon Electric Co
JPS51111020A (en) * 1975-03-26 1976-10-01 Hitachi Ltd Semiconductor fixing memory equipment
US4059826A (en) * 1975-12-29 1977-11-22 Texas Instruments Incorporated Semiconductor memory array with field effect transistors programmable by alteration of threshold voltage

Also Published As

Publication number Publication date
JPS6041040Y2 (ja) 1985-12-12
US4142176A (en) 1979-02-27
FR2365857A1 (fr) 1978-04-21
DE2731873C2 (ja) 1987-01-02
DE2731873A1 (de) 1978-03-30
IT1079409B (it) 1985-05-13
FR2365857B1 (ja) 1984-07-06
GB1556108A (en) 1979-11-21
JPS5341951A (en) 1978-04-15

Similar Documents

Publication Publication Date Title
JPS5890599U (ja) 論理装置
JP2000299385A5 (ja)
JPS63139A (ja) マスタ−スライス方式のゲ−トアレ−半導体集積回路装置
KR840008540A (ko) 바이폴라트랜지스터와 mos 트랜지스터가 혼재하는 반도체 집적회로장치
JP3644138B2 (ja) 半導体集積回路及びその配置配線方法
JPH0556864B2 (ja)
EP0092176A2 (en) Basic cell for integrated-circuit gate arrays
US5498897A (en) Transistor layout for semiconductor integrated circuit
JPS62150740A (ja) 半導体集積回路装置
TW437056B (en) Semiconductor integrated circuit
JPH0563944B2 (ja)
JPH0534832B2 (ja)
JPH0562469B2 (ja)
JPS6135535A (ja) マスタ−スライス集積回路装置
JPH0352225B2 (ja)
JP2634800B2 (ja) 半導体集積回路スタンダードセル
JPS60134435A (ja) 半導体集積回路装置
JPH07153926A (ja) 半導体集積回路装置
JPS6342419B2 (ja)
JPS60110138A (ja) ゲ−トアレイ基本セル
JPS60242641A (ja) 半導体集積回路装置
JPS6254450A (ja) マスタ−スライス基板
JP2614844B2 (ja) 半導体集積回路
JPH0722516A (ja) 半導体集積回路装置
JPH0774252A (ja) 半導体集積回路