JPH0352225B2 - - Google Patents

Info

Publication number
JPH0352225B2
JPH0352225B2 JP59131474A JP13147484A JPH0352225B2 JP H0352225 B2 JPH0352225 B2 JP H0352225B2 JP 59131474 A JP59131474 A JP 59131474A JP 13147484 A JP13147484 A JP 13147484A JP H0352225 B2 JPH0352225 B2 JP H0352225B2
Authority
JP
Japan
Prior art keywords
parallel
conductivity type
wiring
band
mos transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59131474A
Other languages
English (en)
Other versions
JPS6110269A (ja
Inventor
Ryuichi Hashishita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59131474A priority Critical patent/JPS6110269A/ja
Priority to EP85107845A priority patent/EP0166423B1/en
Priority to DE8585107845T priority patent/DE3581842D1/de
Priority to US06/748,840 priority patent/US4716450A/en
Publication of JPS6110269A publication Critical patent/JPS6110269A/ja
Publication of JPH0352225B2 publication Critical patent/JPH0352225B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【発明の詳細な説明】 〔技術分野〕 本発明は相補形MOSトランジスタを用いた半
導体集積回路に関するものである。
〔従来技術〕
従来、相補形MOSトランジスタを用いた半導
体集積回路において、電源線および信号線はP形
MOSトランジスタ集合領域帯およびN形MOSト
ランジスタ集合領域帯に対し平行につくられてい
た。電源線と信号線を平行にするのは双方に抵抗
の低い金属配線を使用する為なるべく交差しない
様にする必要があるからである。このとき第1図
に示す様に素子外につくられた配線領域から、順
次必要な信号配線を素子内にとり込む方式をとつ
ているが、配線面積が増大する欠点があつた。ま
た信号配線は電源線を横断して素子領域にとり込
む必要があるので金属配線から抵抗の高いポリシ
リコン配線等に切り換えねばならず、それにより
信号の伝搬が遅延する欠点があつた。
〔発明の目的〕
本発明の目的は前記欠点を改善した半導体集積
回路を提供することである。
〔発明の構成〕
本発明は第2図に示すように半導体基板上に形
成されるP形トランジスタ集合領域帯およびそれ
に平行するN形トランジスタ集合領域帯に対し、
電源線および信号線が直交し、かつ信号処理の伝
搬方向が平行している半導体集積回路から構成さ
れている。
〔実施例〕
第3図に本発明の一実施例を示す。点線で囲ま
れた領域がP形MOSトランジスタ集合領域帯で
あり、これに平行する一点鎖線で囲まれた領域が
N形MOSトランジスタ集合領域帯である。電源
線V1およびV2、入力信号線IN1,IN2,IN
3およびIN4はすべて金属配線が使用されP形
MOSトランジスタ集合領域帯およびN形トラン
ジスタ集合領域帯に対し直交するように設計され
ている。また信号処理の伝搬は矢印Fで示すよう
に左から右へ行なわれ、P形MOSトランジスタ
集合領域帯およびN形MOSトランジスタ集合領
域帯に対して平行している。この設計方式による
と電源線の横断なしに、従つてポリシリコン等の
別の配線に切換えることなく入力信号の素子領域
への取入れが可能である。
〔発明の効果〕
以上説明したように本発明によれば入力信号線
を直接素子領域に取入れることができるので、配
線面積の縮小が図れるとともに、高抵抗配線によ
る信号の伝搬の遅延が少なくすることができ、回
路動作の高速化が図れる。
【図面の簡単な説明】
第1図は従来の方式によるマスクパターン設計
概略構成図、第2図は本発明による概略構成図、
第3図は本発明の一実施例を示すマスクパターン
図である。 V1,V2……電源線、S1〜S4……信号配
線、F……信号処理の流れ、●……コンタクト
部、1……P形MOSトランジスタ集合領域帯、
2……N形MOSトランジスタ集合領域帯、3…
…アルミ配線、4……ゲートポリシリコン、5…
…拡散層、6……コンタクト窓、IN1〜IN4…
…入力信号線、OUT……出力信号線。

Claims (1)

    【特許請求の範囲】
  1. 1 第1の導電形のMOSトランジスタの集合領
    域帯と、該第1の導電形のMOSトランジスタの
    集合領域帯と平行に形成される前記第1の導電形
    と逆導電形である第2の導電形のMOSトランジ
    スタの集合領域帯と、前記平行な方向と直交する
    方向に配線された電源線および信号線とを有し、
    信号処理の伝搬方向が前記平行な方向に平行であ
    ることを特徴とする半導体集積回路。
JP59131474A 1984-06-26 1984-06-26 半導体集積回路 Granted JPS6110269A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP59131474A JPS6110269A (ja) 1984-06-26 1984-06-26 半導体集積回路
EP85107845A EP0166423B1 (en) 1984-06-26 1985-06-25 Semiconductor integrated circuit having complementary field effect transistors
DE8585107845T DE3581842D1 (de) 1984-06-26 1985-06-25 Integrierte halbleiterschaltung mit komplementaeren feldeffekttransistoren.
US06/748,840 US4716450A (en) 1984-06-26 1985-06-26 Semiconductor integrated circuit having complementary field effect transistors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59131474A JPS6110269A (ja) 1984-06-26 1984-06-26 半導体集積回路

Publications (2)

Publication Number Publication Date
JPS6110269A JPS6110269A (ja) 1986-01-17
JPH0352225B2 true JPH0352225B2 (ja) 1991-08-09

Family

ID=15058814

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59131474A Granted JPS6110269A (ja) 1984-06-26 1984-06-26 半導体集積回路

Country Status (4)

Country Link
US (1) US4716450A (ja)
EP (1) EP0166423B1 (ja)
JP (1) JPS6110269A (ja)
DE (1) DE3581842D1 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH056034Y2 (ja) * 1986-04-16 1993-02-17
JPH0822492B2 (ja) * 1986-12-26 1996-03-06 松下電器産業株式会社 プリント基板保管箱搬送方法
US5410173A (en) * 1991-01-28 1995-04-25 Kikushima; Ken'ichi Semiconductor integrated circuit device
JPH04340252A (ja) * 1990-07-27 1992-11-26 Mitsubishi Electric Corp 半導体集積回路装置及びセルの配置配線方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5526680A (en) * 1978-08-16 1980-02-26 Mitsubishi Electric Corp Semiconductor integrated circuit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3599010A (en) * 1967-11-13 1971-08-10 Texas Instruments Inc High speed, low power, dynamic shift register with synchronous logic gates
US4035826A (en) * 1976-02-23 1977-07-12 Rca Corporation Reduction of parasitic bipolar effects in integrated circuits employing insulated gate field effect transistors via the use of low resistance substrate contacts extending through source region
JPS5591162A (en) * 1978-12-27 1980-07-10 Fujitsu Ltd Semiconductor device
JPS55115353A (en) * 1979-02-27 1980-09-05 Fujitsu Ltd Cell rotatable by 90
JPS56157056A (en) * 1980-05-09 1981-12-04 Fujitsu Ltd Manufacture of read-only memory
JPS5843568A (ja) * 1981-09-09 1983-03-14 Nec Corp 相補型絶縁ゲ−ト電界効果半導体メモリ装置
JPS5864047A (ja) * 1981-10-13 1983-04-16 Nec Corp マスタ−スライス半導体集積回路装置
JPS5864046A (ja) * 1981-10-13 1983-04-16 Nec Corp マスタ−スライス半導体集積回路装置
JPS5897847A (ja) * 1981-12-08 1983-06-10 Nec Corp 集積回路装置
JPS58139446A (ja) * 1982-02-15 1983-08-18 Nec Corp 半導体集積回路装置
US4511914A (en) * 1982-07-01 1985-04-16 Motorola, Inc. Power bus routing for providing noise isolation in gate arrays
JPS59502004A (ja) * 1982-09-30 1984-11-29 スト−リツジ・テクノロジ−・パ−トナ−ズ 自動的に調節可能なチツプ設計法
JPS5963754A (ja) * 1982-10-04 1984-04-11 Toshiba Corp 半導体装置
DE3238311A1 (de) * 1982-10-15 1984-04-19 Siemens AG, 1000 Berlin und 8000 München Integrierte halbleiterschaltung in gate-array-technik
US4568961A (en) * 1983-03-11 1986-02-04 Rca Corporation Variable geometry automated universal array

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5526680A (en) * 1978-08-16 1980-02-26 Mitsubishi Electric Corp Semiconductor integrated circuit

Also Published As

Publication number Publication date
JPS6110269A (ja) 1986-01-17
US4716450A (en) 1987-12-29
EP0166423A3 (en) 1986-11-26
DE3581842D1 (de) 1991-04-04
EP0166423A2 (en) 1986-01-02
EP0166423B1 (en) 1991-02-27

Similar Documents

Publication Publication Date Title
US4733288A (en) Gate-array chip
JPS5890599U (ja) 論理装置
JPS6286763A (ja) 分布電界効果トランジスタ構成体
JPH0638468B2 (ja) 半導体集積回路装置
US4951111A (en) Integrated circuit device
JPH0352225B2 (ja)
JPH0113223B2 (ja)
JPH0154863B2 (ja)
JP2504498B2 (ja) 半導体装置
JPS6362904B2 (ja)
JPS58222573A (ja) 半導体集積回路装置
JPH0122736B2 (ja)
JP2991147B2 (ja) スタンダードセルのレイアウト方式
JPH0247849A (ja) 半導体装置
JP2982862B2 (ja) 半導体装置
JPH0255953B2 (ja)
JP2523709B2 (ja) 半導体集積回路の配線方法
JPS61170068A (ja) Mosトランジスタ
JPH0312963A (ja) ゲートアレイ
JPS61219164A (ja) 半導体集積回路
JP2614844B2 (ja) 半導体集積回路
JPH01235371A (ja) 半導体集積回路装置
JPH10335614A (ja) 半導体装置
JPH07153926A (ja) 半導体集積回路装置
JPH0864768A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term