IN2014CN03747A - - Google Patents
Download PDFInfo
- Publication number
- IN2014CN03747A IN2014CN03747A IN3747CHN2014A IN2014CN03747A IN 2014CN03747 A IN2014CN03747 A IN 2014CN03747A IN 3747CHN2014 A IN3747CHN2014 A IN 3747CHN2014A IN 2014CN03747 A IN2014CN03747 A IN 2014CN03747A
- Authority
- IN
- India
- Prior art keywords
- divide
- frequency divider
- signal
- circuit
- phase
- Prior art date
Links
- 230000003111 delayed effect Effects 0.000 abstract 2
- 230000001934 delay Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/42—Out-of-phase gating or clocking signals applied to counter stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/26—Time-delay networks
- H03H11/265—Time-delay networks with adjustable delay
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Pulse Circuits (AREA)
- Superheterodyne Receivers (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/193,693 US7825703B2 (en) | 2008-08-18 | 2008-08-18 | Divide-by-three quadrature frequency divider |
PCT/US2009/054211 WO2010022092A1 (en) | 2008-08-18 | 2009-08-18 | Divide-by-three quadrature frequency divider |
Publications (1)
Publication Number | Publication Date |
---|---|
IN2014CN03747A true IN2014CN03747A (zh) | 2015-09-25 |
Family
ID=41170029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IN3747CHN2014 IN2014CN03747A (zh) | 2008-08-18 | 2009-08-18 |
Country Status (11)
Country | Link |
---|---|
US (1) | US7825703B2 (zh) |
EP (2) | EP2797234B1 (zh) |
JP (1) | JP5259823B2 (zh) |
KR (1) | KR101246962B1 (zh) |
CN (2) | CN103944564B (zh) |
BR (1) | BRPI0917342A2 (zh) |
CA (1) | CA2735676C (zh) |
IN (1) | IN2014CN03747A (zh) |
RU (1) | RU2479121C2 (zh) |
TW (1) | TW201015859A (zh) |
WO (1) | WO2010022092A1 (zh) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8344765B2 (en) * | 2009-07-16 | 2013-01-01 | Qualcomm, Incorporated | Frequency divider with a configurable dividing ratio |
WO2012050761A2 (en) | 2010-09-30 | 2012-04-19 | Dow Corning Corporation | Process for preparing an acryloyloxysilane |
US8768994B2 (en) | 2010-10-22 | 2014-07-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Filter auto-calibration using multi-clock generator |
KR101292767B1 (ko) * | 2011-09-06 | 2013-08-02 | 동국대학교 산학협력단 | 패스 트랜지스터 및 이를 포함하는 50% 듀티 싸이클을 갖는 홀수 주파수 분주기 |
US8803568B2 (en) * | 2011-11-28 | 2014-08-12 | Qualcomm Incorporated | Dividing a frequency by 1.5 to produce a quadrature signal |
US9065449B2 (en) * | 2013-10-28 | 2015-06-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | High-speed divide-by-1.5 circuit with 50 percent duty cycle |
CN104734695B (zh) | 2013-12-24 | 2018-05-04 | 澜起科技(上海)有限公司 | 信号发生器、电子***以及产生信号的方法 |
US9455716B2 (en) | 2014-05-28 | 2016-09-27 | Qualcomm Incorporated | Reconfigurable fractional divider |
CN105391444B (zh) * | 2014-09-04 | 2018-07-20 | 中芯国际集成电路制造(上海)有限公司 | 一种分频电路和电子装置 |
US20160079985A1 (en) * | 2014-09-16 | 2016-03-17 | Qualcomm Incorporated | Quadrature local oscillator phase synthesis and architecture for divide-by-odd-number frequency dividers |
CN104575425B (zh) * | 2015-01-09 | 2017-04-12 | 深圳市华星光电技术有限公司 | 扫描驱动电路及其与非门逻辑运算电路 |
US9705664B2 (en) | 2015-06-18 | 2017-07-11 | Mediatek Singapore Pte. Ltd. | Synthesizer module, RF transceiver and method therefor |
US10164574B2 (en) | 2015-07-07 | 2018-12-25 | Mediatek Inc. | Method for generating a plurality of oscillating signals with different phases and associated circuit and local oscillator |
US9973182B2 (en) * | 2016-09-14 | 2018-05-15 | Qualcomm Incorporated | Re-timing based clock generation and residual sideband (RSB) enhancement circuit |
US10374588B2 (en) | 2016-10-31 | 2019-08-06 | Mediatek Inc. | Quadrature clock generating mechanism of communication system transmitter |
US10116290B1 (en) * | 2017-12-07 | 2018-10-30 | Speedlink Technology Inc. | RF frontend having a wideband mm wave frequency doubler |
CN113348627A (zh) * | 2019-01-31 | 2021-09-03 | 华为技术有限公司 | 一种缓冲电路、分频电路以及通信设备 |
US10454462B1 (en) * | 2019-04-18 | 2019-10-22 | Hong Kong Applied Science and Technology Research Institute Company Limited | 50% duty cycle quadrature-in and quadrature-out (QIQO) divide-by-3 circuit |
US11646919B2 (en) * | 2020-01-08 | 2023-05-09 | Mediatek Singapore Pte. Ltd. | IQ generator for mixer |
US11264995B1 (en) * | 2020-10-26 | 2022-03-01 | Qualcomm Incorporated | System and method for maintaining local oscillator (LO) phase continuity |
RU2752485C1 (ru) * | 2020-12-03 | 2021-07-28 | Акционерное общество "ПКК МИЛАНДР" | Делитель частоты с переменным коэффициентом деления |
CN112787659A (zh) * | 2020-12-30 | 2021-05-11 | 瑞声科技(南京)有限公司 | 三分频器电路 |
CN112994682B (zh) * | 2021-05-10 | 2021-08-03 | 上海灵动微电子股份有限公司 | 基于开关电容的时钟分频器、微控制器和锁相环电路 |
CN115149943B (zh) * | 2022-08-31 | 2022-11-22 | 上海韬润半导体有限公司 | 分频电路 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4366394A (en) * | 1980-09-25 | 1982-12-28 | Rockwell International Corporation | Divide by three clock divider with symmetrical output |
US4399326A (en) * | 1981-01-12 | 1983-08-16 | Bode Harald E W | Audio signal processing system |
GB9727244D0 (en) | 1997-12-23 | 1998-02-25 | Sgs Thomson Microelectronics | A dividing circuit and transistor stage therefor |
JP2002026726A (ja) * | 2000-07-07 | 2002-01-25 | Mitsubishi Electric Corp | 半導体集積回路 |
US6389095B1 (en) * | 2000-10-27 | 2002-05-14 | Qualcomm, Incorporated | Divide-by-three circuit |
US6960962B2 (en) * | 2001-01-12 | 2005-11-01 | Qualcomm Inc. | Local oscillator leakage control in direct conversion processes |
WO2004084412A1 (en) * | 2003-03-19 | 2004-09-30 | Koninklijke Philips Electronics N.V. | Quadrature clock divider |
RU2273860C2 (ru) * | 2004-04-12 | 2006-04-10 | федеральное государственное унитарное предприятие "Государственный Рязанский приборный завод" (ФГУП ГРПЗ) | Когерентный приемник рлс с цифровым устройством для амплитудной и фазовой корректировки квадратурных составляющих принимаемого сигнала |
NO323203B1 (no) * | 2004-09-24 | 2007-01-22 | Texas Instr Norway As | Kvadratur dele-pa-tre frekvensdeler |
JP4687082B2 (ja) * | 2004-11-30 | 2011-05-25 | セイコーエプソン株式会社 | 電子装置および無線通信端末 |
US7123103B1 (en) * | 2005-03-31 | 2006-10-17 | Conexant Systems, Inc. | Systems and method for automatic quadrature phase imbalance compensation using a delay locked loop |
JP2009017528A (ja) * | 2007-06-05 | 2009-01-22 | Seiko Epson Corp | パルス発生回路及びuwb通信装置 |
RU70059U1 (ru) * | 2007-08-13 | 2008-01-10 | Открытое акционерное общество "Концерн "Созвездие" | Цифровой синтезатор частот |
JP4675422B2 (ja) * | 2009-03-30 | 2011-04-20 | 日本電信電話株式会社 | 無線送信機 |
-
2008
- 2008-08-18 US US12/193,693 patent/US7825703B2/en active Active
-
2009
- 2009-08-18 CN CN201410195693.4A patent/CN103944564B/zh active Active
- 2009-08-18 IN IN3747CHN2014 patent/IN2014CN03747A/en unknown
- 2009-08-18 KR KR1020117006247A patent/KR101246962B1/ko active IP Right Grant
- 2009-08-18 RU RU2011110168/08A patent/RU2479121C2/ru not_active IP Right Cessation
- 2009-08-18 EP EP14175067.9A patent/EP2797234B1/en active Active
- 2009-08-18 CN CN200980131897.9A patent/CN102124653B/zh active Active
- 2009-08-18 WO PCT/US2009/054211 patent/WO2010022092A1/en active Application Filing
- 2009-08-18 CA CA2735676A patent/CA2735676C/en not_active Expired - Fee Related
- 2009-08-18 JP JP2011523943A patent/JP5259823B2/ja not_active Expired - Fee Related
- 2009-08-18 BR BRPI0917342A patent/BRPI0917342A2/pt not_active Application Discontinuation
- 2009-08-18 TW TW098127743A patent/TW201015859A/zh unknown
- 2009-08-18 EP EP09791628.2A patent/EP2327159B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN102124653B (zh) | 2014-10-08 |
KR20110055663A (ko) | 2011-05-25 |
EP2327159B1 (en) | 2015-01-14 |
EP2327159A1 (en) | 2011-06-01 |
EP2797234A1 (en) | 2014-10-29 |
US7825703B2 (en) | 2010-11-02 |
JP2012500596A (ja) | 2012-01-05 |
US20100039153A1 (en) | 2010-02-18 |
CN102124653A (zh) | 2011-07-13 |
TW201015859A (en) | 2010-04-16 |
CN103944564A (zh) | 2014-07-23 |
CA2735676C (en) | 2014-09-16 |
WO2010022092A1 (en) | 2010-02-25 |
KR101246962B1 (ko) | 2013-03-25 |
EP2797234B1 (en) | 2018-12-26 |
RU2479121C2 (ru) | 2013-04-10 |
CA2735676A1 (en) | 2010-02-25 |
EP2797234A8 (en) | 2014-12-03 |
BRPI0917342A2 (pt) | 2015-11-17 |
CN103944564B (zh) | 2017-08-25 |
JP5259823B2 (ja) | 2013-08-07 |
RU2011110168A (ru) | 2012-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IN2014CN03747A (zh) | ||
TWI268663B (en) | Ring-type voltage oscillator with improved duty cycle | |
TW200731677A (en) | Frequency synthesizer and thereof method | |
GB2475663A (en) | Direct digital synthesizer for reference frequency generation | |
GB0906418D0 (en) | Digital phase-locked loop architecture | |
WO2009124145A3 (en) | Fractional and integer pll architectures | |
TW200726093A (en) | Configuration and controlling method of fractional-N PLL having fractional frequency divider | |
WO2008006818A3 (de) | Radaranordnung | |
WO2010033436A3 (en) | Techniques for generating fractional clock signals | |
WO2012021511A3 (en) | High-speed frequency divider and phase locked loop using same | |
TW200709572A (en) | Clock loop circuit with community counters and method thereof | |
EP2584706A3 (en) | Segmented fractional-N PLL | |
WO2012003480A3 (en) | Parallel path frequency divider circuit | |
WO2009034881A1 (ja) | 位相比較器およびフェーズロックドループ | |
EP2312756A3 (en) | A dual reference oscillator phase-lock loop | |
WO2018175194A3 (en) | Precision high frequency phase adders | |
WO2008036389A3 (en) | Frequency synthesizer using two phase locked loops | |
WO2010039638A3 (en) | Frequency generation techniques | |
TW200509538A (en) | Flexible synthesizer for multiplying a clock by a rational number | |
EP1889366A4 (en) | SCALE GENERATOR FOR A N-FRACTIONAL SYNTHESIZER | |
WO2009013860A1 (ja) | デジタルpll装置 | |
TW200709555A (en) | Clock multipliers using filter bias of a phase-locked loop and methods of multiplying a clock | |
TW200723705A (en) | Phase locked loop damping coefficient correction mechanism | |
TW200642282A (en) | Logical level converter and phase locked loop using the same | |
WO2007067631A3 (en) | Skew correction system eliminating phase ambiguity by using reference multiplication |