HK1140821A1 - Fully x-tolerant, very high scan compression scan test systems and techniques x- - Google Patents

Fully x-tolerant, very high scan compression scan test systems and techniques x-

Info

Publication number
HK1140821A1
HK1140821A1 HK10107046.7A HK10107046A HK1140821A1 HK 1140821 A1 HK1140821 A1 HK 1140821A1 HK 10107046 A HK10107046 A HK 10107046A HK 1140821 A1 HK1140821 A1 HK 1140821A1
Authority
HK
Hong Kong
Prior art keywords
tolerant
techniques
fully
scan
test systems
Prior art date
Application number
HK10107046.7A
Other languages
English (en)
Chinese (zh)
Inventor
Peter Wohl
John A Waicukauski
Frederic J Neuveux
Original Assignee
Synopsys Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Synopsys Inc filed Critical Synopsys Inc
Publication of HK1140821A1 publication Critical patent/HK1140821A1/xx

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/302—Contactless testing
    • G01R31/304—Contactless testing of printed or hybrid circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
HK10107046.7A 2008-10-21 2010-07-21 Fully x-tolerant, very high scan compression scan test systems and techniques x- HK1140821A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10723908P 2008-10-21 2008-10-21
US12/363,520 US7979763B2 (en) 2008-10-21 2009-01-30 Fully X-tolerant, very high scan compression scan test systems and techniques
PCT/US2009/055621 WO2010047883A2 (en) 2008-10-21 2009-09-01 Fully x-tolerant, very high scan compression scan test systems and techniques

Publications (1)

Publication Number Publication Date
HK1140821A1 true HK1140821A1 (en) 2010-10-22

Family

ID=42109585

Family Applications (1)

Application Number Title Priority Date Filing Date
HK10107046.7A HK1140821A1 (en) 2008-10-21 2010-07-21 Fully x-tolerant, very high scan compression scan test systems and techniques x-

Country Status (8)

Country Link
US (3) US7979763B2 (ja)
EP (1) EP2201395B1 (ja)
JP (2) JP2010539518A (ja)
KR (1) KR101643776B1 (ja)
CN (2) CN101821641B (ja)
HK (1) HK1140821A1 (ja)
TW (1) TWI438456B (ja)
WO (1) WO2010047883A2 (ja)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8065651B2 (en) * 2009-01-29 2011-11-22 Synopsys, Inc. Implementing hierarchical design-for-test logic for modular circuit design
US7930607B2 (en) * 2009-02-10 2011-04-19 Ozgur Sinanoglu Circuit for boosting encoding capabilities of test stimulus decompressors
US8856601B2 (en) * 2009-08-25 2014-10-07 Texas Instruments Incorporated Scan compression architecture with bypassable scan chains for low test mode power
US8732629B2 (en) 2009-10-30 2014-05-20 Synopsys, Inc. Method and system for lithography hotspot correction of a post-route layout
US8429473B2 (en) * 2010-03-16 2013-04-23 Synopsys, Inc. Increasing PRPG-based compression by delayed justification
WO2011144331A1 (en) * 2010-05-19 2011-11-24 Universität Potsdam High performance compaction for test responses with many unknowns
US10345369B2 (en) 2012-10-02 2019-07-09 Synopsys, Inc. Augmented power-aware decompressor
US9157961B2 (en) 2013-03-15 2015-10-13 Synopsys, Inc Two-level compression through selective reseeding
US9171123B2 (en) 2013-08-30 2015-10-27 Synopsys, Inc. Diagnosis and debug using truncated simulation
US9448282B1 (en) * 2014-02-12 2016-09-20 Cadence Design Systems, Inc. System and method for bit-wise selective masking of scan vectors for X-value tolerant built-in self test
US9268892B1 (en) * 2014-12-19 2016-02-23 International Business Machines Corporation Identification of unknown sources for logic built-in self test in verification
US10380303B2 (en) 2015-11-30 2019-08-13 Synopsys, Inc. Power-aware dynamic encoding
US9666302B1 (en) * 2015-12-28 2017-05-30 Taiwan Semiconductor Manufacturing Co., Ltd. System and method for memory scan design-for-test
TWI612317B (zh) * 2016-11-01 2018-01-21 國立成功大學 一種測試資料之解壓縮器及其測試方法
US10247780B2 (en) * 2017-08-02 2019-04-02 Texas Instruments Incorporated Re-programmable self-test
US11681843B2 (en) * 2018-01-17 2023-06-20 Siemens Industry Software Inc. Input data compression for machine learning-based chain diagnosis
WO2020043014A1 (en) * 2018-08-28 2020-03-05 Changxin Memory Technologies, Inc. Boundary test circuit, memory and boundary test method
CN109188246B (zh) * 2018-09-06 2020-09-08 长沙理工大学 一种安全的加密芯片可测试性设计结构
CN110096430B (zh) * 2019-03-16 2024-06-28 平安证券股份有限公司 第三方sdk准入测试方法、装置、终端及存储介质
US11422186B1 (en) * 2019-06-20 2022-08-23 Synopsys, Inc. Per-shift X-tolerant logic built-in self-test
US11378934B2 (en) * 2019-09-09 2022-07-05 Baker Hughes Oilfield Operations Llc Shadow function for protection monitoring systems
TWI707150B (zh) 2019-09-27 2020-10-11 瑞昱半導體股份有限公司 晶片及其測試方法
CN112731121A (zh) * 2019-10-14 2021-04-30 瑞昱半导体股份有限公司 芯片及其测试方法
KR102630258B1 (ko) 2021-10-26 2024-01-25 연세대학교 산학협력단 로직 비스트 캡쳐 전력 감소 회로 및 방법
TWI789198B (zh) * 2022-01-04 2023-01-01 瑞昱半導體股份有限公司 掃描鏈設計與電路測試方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6389562B1 (en) * 1999-06-29 2002-05-14 Sony Corporation Source code shuffling to provide for robust error recovery
US6684358B1 (en) * 1999-11-23 2004-01-27 Janusz Rajski Decompressor/PRPG for applying pseudo-random and deterministic test patterns
JP4228061B2 (ja) * 2000-12-07 2009-02-25 富士通マイクロエレクトロニクス株式会社 集積回路の試験装置および試験方法
JP3937034B2 (ja) * 2000-12-13 2007-06-27 株式会社日立製作所 半導体集積回路のテスト方法及びテストパターン発生回路
US6950974B1 (en) 2001-09-07 2005-09-27 Synopsys Inc. Efficient compression and application of deterministic patterns in a logic BIST architecture
US6807646B1 (en) * 2002-03-04 2004-10-19 Synopsys, Inc. System and method for time slicing deterministic patterns for reseeding in logic built-in self-test
JP3877635B2 (ja) * 2002-04-24 2007-02-07 松下電器産業株式会社 入力パターン供給器と半導体集積回路の検査方法
US7058869B2 (en) * 2003-01-28 2006-06-06 Syntest Technologies, Inc. Method and apparatus for debug, diagnosis, and yield improvement of scan-based integrated circuits
US7032148B2 (en) * 2003-07-07 2006-04-18 Syntest Technologies, Inc. Mask network design for scan-based integrated circuits
WO2005031378A1 (en) * 2003-09-26 2005-04-07 Koninklijke Philips Electronics N.V. Method and system for selectively masking test responses
US7231570B2 (en) * 2004-05-26 2007-06-12 Syntest Technologies, Inc. Method and apparatus for multi-level scan compression
US7395473B2 (en) * 2004-12-10 2008-07-01 Wu-Tung Cheng Removing the effects of unknown test values from compacted test responses
US7610527B2 (en) * 2005-03-16 2009-10-27 Nec Laboratories America, Inc. Test output compaction with improved blocking of unknown values
US7376875B2 (en) * 2005-07-14 2008-05-20 International Business Machines Corporation Method of improving logical built-in self test (LBIST) AC fault isolations
CN102129031B (zh) 2006-02-17 2015-03-11 明导公司 多级测试响应压缩器
JP5034576B2 (ja) * 2006-05-02 2012-09-26 富士通株式会社 半導体集積回路、テストデータ生成装置およびｌｓｉ試験装置
CN101663648B (zh) * 2007-02-12 2012-10-03 明导公司 低功耗扫描测试技术及装置
US7949921B2 (en) * 2007-09-21 2011-05-24 Synopsys, Inc. Method and apparatus for synthesis of augmented multimode compactors

Also Published As

Publication number Publication date
CN201740851U (zh) 2011-02-09
CN101821641B (zh) 2013-09-04
JP2012230131A (ja) 2012-11-22
US20130268817A1 (en) 2013-10-10
KR20110070649A (ko) 2011-06-24
EP2201395A4 (en) 2013-03-27
EP2201395A2 (en) 2010-06-30
CN101821641A (zh) 2010-09-01
KR101643776B1 (ko) 2016-07-28
US20110258503A1 (en) 2011-10-20
EP2201395B1 (en) 2014-10-29
US7979763B2 (en) 2011-07-12
WO2010047883A3 (en) 2010-06-17
WO2010047883A2 (en) 2010-04-29
US20100100781A1 (en) 2010-04-22
TW201017193A (en) 2010-05-01
TWI438456B (zh) 2014-05-21
JP5591886B2 (ja) 2014-09-17
US8645780B2 (en) 2014-02-04
JP2010539518A (ja) 2010-12-16
US8464115B2 (en) 2013-06-11

Similar Documents

Publication Publication Date Title
HK1140821A1 (en) Fully x-tolerant, very high scan compression scan test systems and techniques x-
PL2272189T3 (pl) Układ antenowy i sposób testowania
GB2493793B (en) Test, validation, and debug architecture
HK1206499A1 (en) Methods, test systems and arrangements for verifying compliance with requirement specifications
EP2462635A4 (en) THERMOELECTRIC MODULES, THERMOELECTRIC MODULES AND CORRESPONDING METHODS
EP2426478A4 (en) Condensation testing device and condensation testing method
EP2302396A4 (en) ANALYSIS DEVICE, AND ANALYSIS METHOD USING THE ANALYSIS DEVICE
EP2252877A4 (en) Gas Analyzer
PL2341341T3 (pl) Elektrochemiczny pasek testowy, elektrochemiczny układ testowy i sposób przeprowadzania pomiarów z ich wykorzystaniem
BRPI1006030A2 (pt) reclinador de banco, e, banco
ZA201005568B (en) Systems,methods,and devices for scanning broadcasts
EP2354161A4 (en) ANTI-NR10 ANTIBODIES AND CORRESPONDING USE
EP2522644A4 (en) SINTERED CERAMIC, CERAMIC BALL AND DEVICE FOR INSPECTION OF THE CERAMIC BALL
EP2277885A4 (en) GLYCOSYLATED INDOLOCARBAZOLES, PROCESS FOR OBTAINING THEM AND USES THEREOF
GB0820999D0 (en) Pregnancy testing
EP2360482A4 (en) BASIC ELEMENT FOR PROBE UNIT AND PROBE UNIT
EP2269273A4 (en) CONTACT MANUFACTURING ARRANGEMENT, UNIT AND METHOD
SI2354161T1 (sl) Anti-NR10 protitelo in njegova uporaba
TWI367330B (en) Probe socket, and probe card
IL218435A (en) Antibiotic consisting of mimetic nanobody, methods for its preparation and uses
GB0913243D0 (en) In-line testing
HK1138938A1 (en) Component handler, system and method
EP2360968A4 (en) TERMINAL AND ITS SCANNING METHOD
GB0822592D0 (en) Methods and systems for analysing resuscition
GB2459104B (en) Cryostat