FR2664742A1 - Dispositif a semi-conducteur pour memoire vive dynamique et son procede de fabrication. - Google Patents

Dispositif a semi-conducteur pour memoire vive dynamique et son procede de fabrication. Download PDF

Info

Publication number
FR2664742A1
FR2664742A1 FR9011623A FR9011623A FR2664742A1 FR 2664742 A1 FR2664742 A1 FR 2664742A1 FR 9011623 A FR9011623 A FR 9011623A FR 9011623 A FR9011623 A FR 9011623A FR 2664742 A1 FR2664742 A1 FR 2664742A1
Authority
FR
France
Prior art keywords
layer
groove
forming
semiconductor device
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
FR9011623A
Other languages
English (en)
French (fr)
Inventor
Su-Han Choi
Seong-Tae Kim
Kyung-Hun Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2664742A1 publication Critical patent/FR2664742A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/37DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
    • H10B12/377DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate having a storage electrode extension located over the transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/038Making the capacitor or connections thereto the capacitor being in a trench in the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
  • Thin Film Transistor (AREA)
  • Bipolar Transistors (AREA)
FR9011623A 1990-07-12 1990-09-20 Dispositif a semi-conducteur pour memoire vive dynamique et son procede de fabrication. Withdrawn FR2664742A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900010587A KR930006144B1 (ko) 1990-07-12 1990-07-12 반도체 장치 및 방법

Publications (1)

Publication Number Publication Date
FR2664742A1 true FR2664742A1 (fr) 1992-01-17

Family

ID=19301186

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9011623A Withdrawn FR2664742A1 (fr) 1990-07-12 1990-09-20 Dispositif a semi-conducteur pour memoire vive dynamique et son procede de fabrication.

Country Status (6)

Country Link
JP (1) JPH0472757A (de)
KR (1) KR930006144B1 (de)
DE (1) DE4029070A1 (de)
FR (1) FR2664742A1 (de)
GB (1) GB2246014A (de)
IT (1) IT1243102B (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107074729B (zh) * 2014-10-31 2020-08-04 陶氏环球技术有限责任公司 分离方法
KR102482504B1 (ko) * 2018-04-23 2022-12-30 주식회사 엘지화학 t-부틸 메타크릴레이트의 제조방법
US11031404B2 (en) * 2018-11-26 2021-06-08 Etron Technology, Inc. Dynamic memory structure with a shared counter electrode

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0164829A1 (de) * 1984-04-19 1985-12-18 Nippon Telegraph And Telephone Corporation Halbleiterspeicherbauelement und Verfahren zur Herstellung
JPH01101664A (ja) * 1987-10-15 1989-04-19 Nec Corp 半導体集積回路装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6187358A (ja) * 1984-10-05 1986-05-02 Nec Corp 半導体記憶装置およびその製造方法
JPS61258468A (ja) * 1985-05-13 1986-11-15 Hitachi Ltd 半導体記憶装置およびその製造方法
JPS627153A (ja) * 1985-07-03 1987-01-14 Hitachi Ltd 半導体メモリ
JPS627152A (ja) * 1985-07-03 1987-01-14 Hitachi Ltd 半導体メモリ
JPS62120070A (ja) * 1985-11-20 1987-06-01 Toshiba Corp 半導体記憶装置
EP0236089B1 (de) * 1986-03-03 1992-08-05 Fujitsu Limited Einen Rillenkondensator enthaltender dynamischer Speicher mit wahlfreiem Zugriff
JPS6384149A (ja) * 1986-09-29 1988-04-14 Hitachi Ltd 半導体メモリの製造方法
GB2199695B (en) * 1987-01-06 1990-07-25 Samsung Semiconductor Inc Dynamic random access memory with selective well biasing
DE3916228C2 (de) * 1988-05-18 1995-06-22 Toshiba Kawasaki Kk Halbleiterspeichervorrichtung mit Stapelkondensatorzellenstruktur und Verfahren zu ihrer Herstellung

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0164829A1 (de) * 1984-04-19 1985-12-18 Nippon Telegraph And Telephone Corporation Halbleiterspeicherbauelement und Verfahren zur Herstellung
JPH01101664A (ja) * 1987-10-15 1989-04-19 Nec Corp 半導体集積回路装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN, vol. 13, no. 343 (E-796)[3691], 2 août 1989; & JP-A-1 101 664 (NEC CORP.) 19-04-1989 *

Also Published As

Publication number Publication date
GB9020480D0 (en) 1990-10-31
IT9021516A1 (it) 1992-03-19
IT1243102B (it) 1994-05-24
IT9021516A0 (it) 1990-09-19
GB2246014A (en) 1992-01-15
KR920003557A (ko) 1992-02-29
DE4029070A1 (de) 1992-01-23
DE4029070C2 (de) 1992-07-16
JPH0472757A (ja) 1992-03-06
KR930006144B1 (ko) 1993-07-07

Similar Documents

Publication Publication Date Title
US5468670A (en) Method for fabricating a semiconductor memory device having a stacked capacitor cell
EP0426250B1 (de) Verfahren zur Herstellung eines MIS-Transistor-Bauelementes mit einem Gitter, welches über geringdotierte Teile der Source- und Drain-Gebiete herausragt
FR2717950A1 (fr) Ligne de bit enterrée et cellule de porte cylindrique et procédé de fabrication de ces éléments.
US6110798A (en) Method of fabricating an isolation structure on a semiconductor substrate
US5918118A (en) Dual deposition methods for forming contact metallizations, capacitors, and memory devices
TW200406886A (en) Semiconductor constructions
FR2781310A1 (fr) Condensateur cylindrique et procede pour sa fabrication
JPH08241925A (ja) 選択窒化物酸化物エッチングを使用するプラグ・ストラップの製造方法
JPH03209868A (ja) Icコンデンサの製造方法及び半導体icデバイス及びdramメモリセル
FR2782415A1 (fr) Dipositif de memoire a semiconducteur haute densite et son procede de fabrication
FR2518316A1 (fr) Procede de realisation d'une gorge ou fente etroite dans une region de substrat notamment une region de substrat semi-conductrice
US6569729B1 (en) Method of fabricating three dimensional CMOSFET devices for an embedded DRAM application
US6300191B1 (en) Method of fabricating a capacitor under bit line structure for a dynamic random access memory device
US20060211229A1 (en) Method for fabricating semiconductor device
FR2776835A1 (fr) Procede de fabrication d'un condensateur de cellule de memoire vive dynamique
US5470778A (en) Method of manufacturing a semiconductor device
KR20050033314A (ko) 플래시 메모리 장치 및 그 제조 방법
US4945069A (en) Organic space holder for trench processing
FR2654870A1 (fr) Dispositif semi-conducteur, notamment dispositif de memoire a condensateur, et procede pour sa fabrication.
FR2778269A1 (fr) Procede de fabrication d'un condensateur de cellule de memoire dynamique
FR2665982A1 (fr) Dispositif de memoire a semi-conducteur a haut degre d'integration et procede de fabrication d'un tel dispositif.
JPH0691210B2 (ja) Dramセル用高性能トレンチコンデンサ
US5447881A (en) Method for the fabrication of capacitor in semiconductor device
FR2681178A1 (fr) Dispositif de memoire a semi-conducteur muni d'une electrode de stockage comportant des micro-saignees multiples et/ou des micro-cylindres multiples.
US6163047A (en) Method of fabricating a self aligned contact for a capacitor over bitline, (COB), memory cell

Legal Events

Date Code Title Description
ST Notification of lapse