DE102006059396A1 - Speichersystem - Google Patents
Speichersystem Download PDFInfo
- Publication number
- DE102006059396A1 DE102006059396A1 DE102006059396A DE102006059396A DE102006059396A1 DE 102006059396 A1 DE102006059396 A1 DE 102006059396A1 DE 102006059396 A DE102006059396 A DE 102006059396A DE 102006059396 A DE102006059396 A DE 102006059396A DE 102006059396 A1 DE102006059396 A1 DE 102006059396A1
- Authority
- DE
- Germany
- Prior art keywords
- memory
- primary
- memories
- signals
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/066—Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
Landscapes
- Memory System (AREA)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2005-0120882 | 2005-12-09 | ||
KR1020050120882A KR101131919B1 (ko) | 2005-12-09 | 2005-12-09 | 메모리 시스템 및 이 시스템의 신호 송수신 방법 |
KR10-2006-0005103 | 2006-01-17 | ||
KR1020060005103A KR100735026B1 (ko) | 2006-01-17 | 2006-01-17 | 메모리 시스템 |
US11/603,648 | 2006-11-22 | ||
US11/603,648 US7405949B2 (en) | 2005-12-09 | 2006-11-22 | Memory system having point-to-point (PTP) and point-to-two-point (PTTP) links between devices |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102006059396A1 true DE102006059396A1 (de) | 2007-06-28 |
Family
ID=38109057
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102006059396A Ceased DE102006059396A1 (de) | 2005-12-09 | 2006-12-08 | Speichersystem |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP5165233B2 (ja) |
DE (1) | DE102006059396A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7990737B2 (en) * | 2005-12-23 | 2011-08-02 | Intel Corporation | Memory systems with memory chips down and up |
JP5430880B2 (ja) | 2008-06-04 | 2014-03-05 | ピーエスフォー ルクスコ エスエイアールエル | メモリモジュール及びその使用方法、並びにメモリシステム |
JP6348234B2 (ja) * | 2015-09-18 | 2018-06-27 | 株式会社日立製作所 | メモリコントローラ、メモリ制御方法および半導体記憶装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3865790B2 (ja) * | 1997-06-27 | 2007-01-10 | 株式会社ルネサステクノロジ | メモリモジュール |
JP3973337B2 (ja) * | 2000-02-08 | 2007-09-12 | 株式会社日立製作所 | 記憶素子及びそれを用いた記憶装置 |
US6493250B2 (en) * | 2000-12-28 | 2002-12-10 | Intel Corporation | Multi-tier point-to-point buffered memory interface |
JP4410676B2 (ja) * | 2002-07-01 | 2010-02-03 | 株式会社日立製作所 | 方向性結合式バスシステム |
JP4082519B2 (ja) * | 2002-07-22 | 2008-04-30 | 株式会社ルネサステクノロジ | 半導体集積回路装置、データ処理システム及びメモリシステム |
JP4094370B2 (ja) * | 2002-07-31 | 2008-06-04 | エルピーダメモリ株式会社 | メモリモジュール及びメモリシステム |
JP4159415B2 (ja) * | 2002-08-23 | 2008-10-01 | エルピーダメモリ株式会社 | メモリモジュール及びメモリシステム |
KR100468761B1 (ko) * | 2002-08-23 | 2005-01-29 | 삼성전자주식회사 | 분할된 시스템 데이터 버스에 연결되는 메모리 모듈을구비하는 반도체 메모리 시스템 |
JP3742051B2 (ja) * | 2002-10-31 | 2006-02-01 | エルピーダメモリ株式会社 | メモリモジュール、メモリチップ、及びメモリシステム |
JP4430343B2 (ja) * | 2003-06-26 | 2010-03-10 | 株式会社日立製作所 | メモリモジュールおよびバスシステム |
US20060036826A1 (en) * | 2004-07-30 | 2006-02-16 | International Business Machines Corporation | System, method and storage medium for providing a bus speed multiplier |
US7966446B2 (en) * | 2005-09-12 | 2011-06-21 | Samsung Electronics Co., Ltd. | Memory system and method having point-to-point link |
-
2006
- 2006-12-07 JP JP2006331050A patent/JP5165233B2/ja not_active Expired - Fee Related
- 2006-12-08 DE DE102006059396A patent/DE102006059396A1/de not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
JP2007164787A (ja) | 2007-06-28 |
JP5165233B2 (ja) | 2013-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102005055185B4 (de) | Halbleiterspeichermodul | |
DE10330812B4 (de) | Halbleiterspeichermodul | |
DE112005003106B4 (de) | Pufferchip zum Treiben an einem Vielfachrang-Doppelreihenspeichermodul angelegter externer Eingangssignale und System mit einem Pufferchip | |
DE10121901B4 (de) | Speichersystem | |
DE102006035612B4 (de) | Speicherpuffer, FB-DIMM und Verfahren zum Betrieb eines Speicherpuffers | |
DE112007002619B4 (de) | Speichersteuerung mit einer Speicherverbindung mit zwei Betriebsmodi | |
DE102012204991B4 (de) | Speichereinrichtungen, Systeme und Verfahren unter Verwendung einer Befehls/Adressenkalibrierung | |
DE102006032327B4 (de) | Halbleiterspeichermodul und -System | |
DE112006001208B4 (de) | Identische Chips mit verschiedenen Operationen in einem System | |
DE102006045113B3 (de) | Speichermodul-System, Speichermodul, Buffer-Bauelement, Speichermodul-Platine, und Verfahren zum Betreiben eines Speichermoduls | |
DE102006050233A1 (de) | Speichermodul, Speichersteuereinheit, Speichersystem und Verfahren zum Steuern eines Speichersystems | |
DE102006051514B4 (de) | Speichermodul und Verfahren zum Betreiben eines Speichermoduls | |
DE112007002605T5 (de) | Speichersystem mit seriellem Hochgeschwindigkeitspuffer | |
DE112007000416T5 (de) | Speichersystem mit dynamischem Abschluss | |
DE102008024262B4 (de) | Anschlussmultiplexbildung | |
DE102005042427A1 (de) | Speichervorrichtung, Speichersteuereinheit und Speichersystem mit bidirektionalen Taktsignalleitungen | |
DE102008030514A1 (de) | Verfahren und Vorrichtung zur Anbindung von Speichervorrichtungen | |
DE112006003503T5 (de) | Mehrfachanschluss-Speicher mit Banksätzen zugeordneten Anschlüssen | |
DE102005043547B4 (de) | Speichermodul, Speichervorrichtung und Verfahren zum Betreiben einer Speichervorrichtung | |
DE102007053502A1 (de) | Steuersignalabstimmung | |
DE102005009806A1 (de) | Pufferbaustein für ein Speichermodul, Speichermodul und Speichersystem | |
DE102006059396A1 (de) | Speichersystem | |
DE102005051945A1 (de) | Speichervorrichtung zum Einsatz in einem Speichermodul | |
DE102006000715B4 (de) | Speichersystem | |
DE10164917B4 (de) | Halbleiterspeichersystem |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
R016 | Response to examination communication | ||
R002 | Refusal decision in examination/registration proceedings | ||
R003 | Refusal decision now final | ||
R003 | Refusal decision now final |
Effective date: 20150103 |