CN1064780C - 底部引线半导体芯片堆式封装 - Google Patents
底部引线半导体芯片堆式封装 Download PDFInfo
- Publication number
- CN1064780C CN1064780C CN97104301A CN97104301A CN1064780C CN 1064780 C CN1064780 C CN 1064780C CN 97104301 A CN97104301 A CN 97104301A CN 97104301 A CN97104301 A CN 97104301A CN 1064780 C CN1064780 C CN 1064780C
- Authority
- CN
- China
- Prior art keywords
- lead
- encapsulation
- chip
- wire
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 30
- 238000005538 encapsulation Methods 0.000 claims description 40
- 239000011230 binding agent Substances 0.000 claims description 9
- 238000007789 sealing Methods 0.000 claims description 5
- 239000004760 aramid Substances 0.000 claims description 3
- 229920003235 aromatic polyamide Polymers 0.000 claims description 3
- 150000001875 compounds Chemical class 0.000 claims description 3
- 238000007747 plating Methods 0.000 claims description 3
- 239000003822 epoxy resin Substances 0.000 claims description 2
- 229920000647 polyepoxide Polymers 0.000 claims description 2
- 239000004020 conductor Substances 0.000 claims 2
- 239000011810 insulating material Substances 0.000 claims 2
- 239000004952 Polyamide Substances 0.000 claims 1
- 229920002647 polyamide Polymers 0.000 claims 1
- 239000000853 adhesive Substances 0.000 abstract description 8
- 230000001070 adhesive effect Effects 0.000 abstract description 8
- 229910000679 solder Inorganic materials 0.000 abstract description 3
- 239000000758 substrate Substances 0.000 description 10
- 238000004806 packaging method and process Methods 0.000 description 9
- 239000002184 metal Substances 0.000 description 4
- HUWSZNZAROKDRZ-RRLWZMAJSA-N (3r,4r)-3-azaniumyl-5-[[(2s,3r)-1-[(2s)-2,3-dicarboxypyrrolidin-1-yl]-3-methyl-1-oxopentan-2-yl]amino]-5-oxo-4-sulfanylpentane-1-sulfonate Chemical compound OS(=O)(=O)CC[C@@H](N)[C@@H](S)C(=O)N[C@@H]([C@H](C)CC)C(=O)N1CCC(C(O)=O)[C@H]1C(O)=O HUWSZNZAROKDRZ-RRLWZMAJSA-N 0.000 description 3
- 238000005476 soldering Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 238000010923 batch production Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
底部引线半导体芯片推式封装包括:相对叠放的第一和第二管座,其中每个管座包括引线框、密封镀敷在每个凸点上的焊料、其下表面上的芯片焊盘与相应的一个焊料对准的半导体芯片,引线框具有凸点从其表面向上延伸的第一引线和从第一引线向上延伸的第二引线,芯片下表面上的芯片焊盘附着在相应的每个焊料上;粘结第一和第二管座的第二引线上表面的粘结剂;填充第一和第二管座的内部、密封芯片并封装引线框外部的模制化合物,该封装的第一引线的下部和第二引线的端部暴露于外。
Description
本发明涉及一种半导体封装,特别涉及一种底部引线半导体芯片堆式封装,该封装把一对分立的芯片结合到一个封装中,而且无需引线键合工艺,便于制造。
作为各种半导体封装中普通一种的SOJ(J形引线小外形)半导体芯片封装中,半导体芯片借助绝缘带或焊膏安装在引线框的垫片上。用金属连线电连接芯片的多个焊盘与引线框的相应内引线,然后进行树脂模制工艺。最后,分别将从封装管壳延伸出的外引线成形为“J”形,从而完成芯片封装。
对于这样构成的常规SOJ半导体芯片封装必须经过对应于其工业应用的电特性测试,为使其按要求工作,要将封装安装在装配基板上或内,例如装于存储器组件中。
然而,上述常规芯片封装存在由于外引线从封装管壳每侧延伸出造成的封装占基板的面积增大使弄弯外引线工艺的成品率下降的问题。
已于1995年6月27日转让给本受让人的美国专利5428248旨在解决上述问题,该专利中的芯片封装称作BLP(底部引线半导体封装),现已投入批量生产。
参见图1,常规底部引线半导体封装包括:具有用于与基板(未示出)相连的多根基板连接引线2a和从每根相应的基板引线2a向上延伸的芯片连接引线2b的引线框2;借助于粘结剂3安装在每根基板连接引线2a上的半导体芯片1;及电连接每个芯片焊盘1a与引线框2的相应一根芯片连接引线2b的多根金属连线4。用模制树脂5模制包括连线4、芯片1、引线框2和引线2a、2b的区域,从而形成封装管壳,每根基板连接引线2a的下表面从管壳的下部露出。
这样构成的常规底部引线半导体封装占基板的面积减小,可以防止外引线受损。
然而,芯片焊盘1a借助于金属连线4与相应的一根芯片连接引线2b电连接,所以由于金属连线造成的管壳高度的增加限制了芯片封装的减薄。
另外,因为芯片封装中只安装一块芯片,所以很难制造多层封装,因而限制了大规模集成。
再者,很难测试引线连接情况。
因此,本发明的目的是提供一种底部半导体芯片堆式封装,能减薄芯片封装,提高封装集成度。
本发明的另一目的是提供一种底部引线半导体芯片堆式封装,即便在封装安装于基板上后,也容易进行引线连接测试。
为了实现上述目的,本发明提供一种底部半导体芯片堆式封装,该封装包括:彼此相对堆叠的第一和第二管座,其中每个管座皆包括引线框、为密封凸点而涂的焊料、其下表面与焊料对准的半导体芯片,引线框具有凸点从其表面向上延伸的第一引线和从第一引线向上延伸的第二引线,芯片下表面上的芯片焊盘附着在焊料上;粘结第一和第二管座的第二引线的上表面的粘结剂;填充第一和第二管座的内部、密封芯片并封装引线框外部的模制化合物,这种封装的第一引线的下部和第二引线的端部暴露于外。
图1是常规底部引线半导体封装的剖面图;
图2A-2D是展示根据本发明第一实施例的底部引线半导体封装的制造步骤的剖面图;
图3是展示根据本发明第二实施例的底部引线半导体封装的剖面图。
下面将参照各附图说明本发明的底部引线半导体封装。
首先,如图2A所示,一种引线框10具有每根皆与基板(未示出)连接的多根第一引线10a和从每根第一引线10a向上延伸的多根第二引线10b。从每根第一引线10a的上表面延伸的是大小和位置与以后将安装于其上的芯片13的芯片焊盘13a相对应的凸点11。焊膏12涂在每个凸点11上,凸点11的上表面上的焊盘12对应于设置于芯片13下表面上的芯片焊盘13a,除芯片焊盘13a外,芯片13下表面上形成有聚酰胺层14。即,使其上包封式地涂敷了焊料12的凸点11与形成于聚酰胺层14上的相应的一个孔对准,以便***该孔。此后,通过加热熔化焊料,并使之硬化,将芯片13底表面上的芯片焊盘13a贴到相应的一个焊料12上,从而可以把来自每个芯片焊盘13a的电信号传输到相应的一根第一引线10a,或把要输入芯片焊盘13a的电信号从相应的一根第一引线10a输入。这里,在以下的说明中把示于图2a的整个管座称作第一管座20。
与基板(未示出)相连的第一管座20包括:具有第一引线10a和从第一引线10a向上延伸的第二引线10b的引线框10,凸点11从第一引线10a的上表面向上突出;包封式地涂敷于凸点11上的焊料12;其下表面与焊料12对准的半导体芯片13,芯片13下表面上的焊盘13a附着在焊料12上。
如图2B所示,图2a的第一管座20和与其有相同结构的第二管座20’相对堆叠,第一和第二管座20、20’垂直对称。管座20、20’的上表面借助粘结剂30彼此粘接,粘结剂由如用于焊料12的导电粘结剂和如聚亚酰胺之类的绝缘粘结剂构成。用导电粘结剂电连接第一管座20的第二引线10b与相应的第二管座20’的第二引线10b’,而用绝缘粘结剂绝缘各第二引线10b、10b’。
即,用绝缘粘结剂可以使芯片13、13’分别发挥其各自的功能,用导电粘结剂可使芯片13,13’实现相同的功能。
如图2C所示,用模制化合物40填充第一和第二管座20、20’内部,密封芯片13、13’,并封装引线框10、10’的外部,但外露每根第一引线10a、10a’的下部和第二引线10b、10b’的端部。这里,模制化合物40可以由环氧树脂构成。
参见图2D,在第一引线10a、10a’和第二引线10b、10b’的外露部分每个表面上镀敷焊料膜50,并进行修整工艺,把外露的第二引线10b、10b’切到一定长度,从而完成本发明的底部引线半导体芯片堆式封装。
第二引线10b、10b’的端部伸出模制化合物40外,所以,在把其第一引线10a、10a’与芯片13、13’电连接的芯片封装安装到基板上后,仍可以适当地测试之。
图3示出了本发明的第二实施例,该实施例是一对垂直堆叠的底部引线半导体芯片堆式封装100、101。然而本发明的第二实施例并不限于这种两层结构,还可以把封装堆叠成至少有两层的多层堆叠封装。即,封装100的第一引线10a’与有相同结构的另一封装101粘接在一起。然后熔化并硬化镀敷在每个第一引线10a、10a’的外露表面上的每个焊料50,以用于粘接。在焊料50末熔化时,用作为替代粘结剂的焊膏可以加强引线10a、10a’的粘接力。另外,粘结剂材料不限于焊料,可以用能增强粘接力的任何导电粘结剂。
如上所述,本发明的底部引线半导体芯片堆式封装能减薄芯片封装,并能高度集成芯片封装。
另外,本发明的芯片堆式封装便于在将芯片封装安装于基板上后进行引线连接测试。
Claims (8)
1.一种底部引线半导体芯片堆式封装,包括:
彼此相对堆叠的第一和第二管座,其中每个管座包括引线框、密封凸点的焊料、其下表面上的芯片焊盘与相应的一个焊料对准的半导体芯片,引线框具有凸点从其表面向上延伸的第一引线和从第一引线向上延伸的第二引线,芯片下表面上的芯片焊盘附着在相应的焊料上;
粘结第一和第二管座的第二引线的上表面的粘结剂;
填充第一和第二管座的内部、密封芯片并封装引线框外部的模制化合物,该封装的第一引线的下部和第二引线的端部暴露于外。
2.根据权利要求1的封装,其特征在于,粘结剂由导电材料构成。
3.根据权利要求2的封装,其特征在于,导电材料由焊料构成。
4.根据权利要求1的封装,其特征在于,粘结剂由绝缘材料构成。
5.根据权利要求4的封装,其特征在于,绝缘材料由聚酰胺构成。
6.根据权利要求1的封装,其特征在于,用导电膜镀敷第一和第二引线的外露部分的每个表面。
7.根据权利要求1的封装,其特征在于,在每个半导体芯片的下表面上选择地形成聚酰胺层,但该层暴露芯片下表面上的芯片焊盘。
8.根据权利要求1的封装,其特征在于,模制化合物由环氧树脂构成。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960016640A KR100186309B1 (ko) | 1996-05-17 | 1996-05-17 | 적층형 버텀 리드 패키지 |
KR16640/1996 | 1996-05-17 | ||
KR16640/96 | 1996-05-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1166057A CN1166057A (zh) | 1997-11-26 |
CN1064780C true CN1064780C (zh) | 2001-04-18 |
Family
ID=19459003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN97104301A Expired - Fee Related CN1064780C (zh) | 1996-05-17 | 1997-05-04 | 底部引线半导体芯片堆式封装 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5939779A (zh) |
JP (1) | JP2819285B2 (zh) |
KR (1) | KR100186309B1 (zh) |
CN (1) | CN1064780C (zh) |
DE (1) | DE19716668C2 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1324668C (zh) * | 2003-07-04 | 2007-07-04 | 精工爱普生株式会社 | 半导体装置及其制造方法 |
US7834464B2 (en) | 2007-10-09 | 2010-11-16 | Infineon Technologies Ag | Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device |
Families Citing this family (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3937265B2 (ja) | 1997-09-29 | 2007-06-27 | エルピーダメモリ株式会社 | 半導体装置 |
KR100285664B1 (ko) * | 1998-05-15 | 2001-06-01 | 박종섭 | 스택패키지및그제조방법 |
TW434756B (en) * | 1998-06-01 | 2001-05-16 | Hitachi Ltd | Semiconductor device and its manufacturing method |
US6143981A (en) | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
KR100304959B1 (ko) * | 1998-10-21 | 2001-09-24 | 김영환 | 칩 적층형 반도체 패키지 및 그 제조방법 |
US6063648A (en) * | 1998-10-29 | 2000-05-16 | Tessera, Inc. | Lead formation usings grids |
KR20010037247A (ko) * | 1999-10-15 | 2001-05-07 | 마이클 디. 오브라이언 | 반도체패키지 |
KR100421774B1 (ko) * | 1999-12-16 | 2004-03-10 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조 방법 |
US6762067B1 (en) * | 2000-01-18 | 2004-07-13 | Fairchild Semiconductor Corporation | Method of packaging a plurality of devices utilizing a plurality of lead frames coupled together by rails |
KR100335717B1 (ko) * | 2000-02-18 | 2002-05-08 | 윤종용 | 고용량 메모리 카드 |
US7042068B2 (en) | 2000-04-27 | 2006-05-09 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
US6197618B1 (en) * | 2000-05-04 | 2001-03-06 | General Semiconductor Ireland | Semiconductor device fabrication using adhesives |
KR100379600B1 (ko) * | 2000-08-14 | 2003-04-10 | 삼성전자주식회사 | 듀얼 칩 패키지의 제조 방법 |
KR100646971B1 (ko) * | 2000-12-07 | 2006-11-17 | 주식회사 하이닉스반도체 | 스택 패키지 제조용 스텐실의 구조 |
US6545345B1 (en) | 2001-03-20 | 2003-04-08 | Amkor Technology, Inc. | Mounting for a package containing a chip |
KR20030018642A (ko) | 2001-08-30 | 2003-03-06 | 주식회사 하이닉스반도체 | 스택 칩 모듈 |
KR100447869B1 (ko) * | 2001-12-27 | 2004-09-08 | 삼성전자주식회사 | 다핀 적층 반도체 칩 패키지 및 이에 사용되는 리드 프레임 |
KR100422359B1 (ko) * | 2002-03-07 | 2004-03-11 | 주식회사 하이닉스반도체 | 원통형 반도체 패키지 및 그를 이용한 케이블형 패키지 모듈 |
US6608366B1 (en) | 2002-04-15 | 2003-08-19 | Harry J. Fogelson | Lead frame with plated end leads |
US7132311B2 (en) * | 2002-07-26 | 2006-11-07 | Intel Corporation | Encapsulation of a stack of semiconductor dice |
US6905914B1 (en) | 2002-11-08 | 2005-06-14 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US7723210B2 (en) | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
US6798047B1 (en) | 2002-12-26 | 2004-09-28 | Amkor Technology, Inc. | Pre-molded leadframe |
US6750545B1 (en) | 2003-02-28 | 2004-06-15 | Amkor Technology, Inc. | Semiconductor package capable of die stacking |
US6794740B1 (en) | 2003-03-13 | 2004-09-21 | Amkor Technology, Inc. | Leadframe package for semiconductor devices |
US6879034B1 (en) | 2003-05-01 | 2005-04-12 | Amkor Technology, Inc. | Semiconductor package including low temperature co-fired ceramic substrate |
US7148564B2 (en) * | 2004-02-17 | 2006-12-12 | Delphi Technologies, Inc. | Dual-sided substrate integrated circuit package including a leadframe having leads with increased thickness |
JP2005277114A (ja) * | 2004-03-25 | 2005-10-06 | Sanyo Electric Co Ltd | 半導体装置 |
US6972372B1 (en) * | 2004-05-28 | 2005-12-06 | Macronix International Co., Ltd. | Method and apparatus for stacking electrical components using outer lead portions and exposed inner lead portions to provide interconnection |
US7202105B2 (en) * | 2004-06-28 | 2007-04-10 | Semiconductor Components Industries, L.L.C. | Multi-chip semiconductor connector assembly method |
DE102004041889B4 (de) * | 2004-08-30 | 2006-06-29 | Infineon Technologies Ag | Halbleitervorrichtung mit gestapelten Halbleiterbauelementen und Verfahren zu deren Herstellung |
US7408244B2 (en) * | 2005-03-16 | 2008-08-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and stack arrangement thereof |
US7098073B1 (en) | 2005-04-18 | 2006-08-29 | Freescale Semiconductor, Inc. | Method for stacking an integrated circuit on another integrated circuit |
US7196427B2 (en) * | 2005-04-18 | 2007-03-27 | Freescale Semiconductor, Inc. | Structure having an integrated circuit on another integrated circuit with an intervening bent adhesive element |
JP4551321B2 (ja) * | 2005-07-21 | 2010-09-29 | 新光電気工業株式会社 | 電子部品実装構造及びその製造方法 |
US20070029648A1 (en) * | 2005-08-02 | 2007-02-08 | Texas Instruments Incorporated | Enhanced multi-die package |
KR100631959B1 (ko) * | 2005-09-07 | 2006-10-04 | 주식회사 하이닉스반도체 | 적층형 반도체 패키지 및 그 제조방법 |
US7361531B2 (en) * | 2005-11-01 | 2008-04-22 | Allegro Microsystems, Inc. | Methods and apparatus for Flip-Chip-On-Lead semiconductor package |
US7572681B1 (en) | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
KR100983855B1 (ko) * | 2006-04-28 | 2010-09-28 | 가부시끼가이샤 도시바 | 고주파용 반도체 장치 |
US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
US7968998B1 (en) | 2006-06-21 | 2011-06-28 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
TWI352416B (en) * | 2006-09-12 | 2011-11-11 | Chipmos Technologies Inc | Stacked chip package structure with unbalanced lea |
KR100910223B1 (ko) | 2006-09-29 | 2009-07-31 | 주식회사 하이닉스반도체 | 적층 반도체 패키지 |
US8847413B2 (en) * | 2007-01-15 | 2014-09-30 | Stats Chippac Ltd. | Integrated circuit package system with leads having multiple sides exposed |
JP5147295B2 (ja) * | 2007-05-31 | 2013-02-20 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置 |
US7882482B2 (en) * | 2007-10-12 | 2011-02-01 | Monolithic Power Systems, Inc. | Layout schemes and apparatus for high performance DC-DC output stage |
US20090127676A1 (en) * | 2007-11-16 | 2009-05-21 | Gomez Jocel P | Back to Back Die Assembly For Semiconductor Devices |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US8372692B2 (en) * | 2010-01-27 | 2013-02-12 | Marvell World Trade Ltd. | Method of stacking flip-chip on wire-bonded chip |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US20120049334A1 (en) * | 2010-08-27 | 2012-03-01 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Leadframe as Vertical Interconnect Structure Between Stacked Semiconductor Die |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
CN102569099B (zh) * | 2010-12-28 | 2014-12-10 | 万国半导体(开曼)股份有限公司 | 一种倒装芯片的封装方法 |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US8629539B2 (en) | 2012-01-16 | 2014-01-14 | Allegro Microsystems, Llc | Methods and apparatus for magnetic sensor having non-conductive die paddle |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
US9041188B2 (en) * | 2012-11-10 | 2015-05-26 | Vishay General Semiconductor Llc | Axial semiconductor package |
CN103745964A (zh) * | 2013-12-05 | 2014-04-23 | 南通富士通微电子股份有限公司 | 封装结构 |
CN103730444B (zh) * | 2014-01-20 | 2017-06-27 | 矽力杰半导体技术(杭州)有限公司 | 封装组件及其制造方法 |
JP6162643B2 (ja) | 2014-05-21 | 2017-07-12 | 三菱電機株式会社 | 半導体装置 |
US9564387B2 (en) * | 2014-08-28 | 2017-02-07 | UTAC Headquarters Pte. Ltd. | Semiconductor package having routing traces therein |
KR20180118718A (ko) * | 2016-03-10 | 2018-10-31 | 각코호진 와세다다이가쿠 | 전극 접속 구조, 리드 프레임 및 전극 접속 구조의 형성 방법 |
CN110190035A (zh) * | 2019-04-26 | 2019-08-30 | 江苏长电科技股份有限公司 | 一种基板和框架混合的三维***级封装结构及其工艺方法 |
US10991644B2 (en) | 2019-08-22 | 2021-04-27 | Allegro Microsystems, Llc | Integrated circuit package having a low profile |
CN114300369A (zh) * | 2022-03-10 | 2022-04-08 | 绍兴中芯集成电路制造股份有限公司 | 半导体封装结构的制作方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471088A (en) * | 1992-11-07 | 1995-11-28 | Goldstar Electron Co., Ltd. | Semiconductor package and method for manufacturing the same |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3978516A (en) * | 1974-01-02 | 1976-08-31 | Texas Instruments Incorporated | Lead frame assembly for a packaged semiconductor microcircuit |
US5530292A (en) * | 1990-03-15 | 1996-06-25 | Fujitsu Limited | Semiconductor device having a plurality of chips |
US5296737A (en) * | 1990-09-06 | 1994-03-22 | Hitachi, Ltd. | Semiconductor device with a plurality of face to face chips |
US5172214A (en) * | 1991-02-06 | 1992-12-15 | Motorola, Inc. | Leadless semiconductor device and method for making the same |
US5331235A (en) * | 1991-06-01 | 1994-07-19 | Goldstar Electron Co., Ltd. | Multi-chip semiconductor package |
KR950012658B1 (ko) * | 1992-07-24 | 1995-10-19 | 삼성전자주식회사 | 반도체 칩 실장방법 및 기판 구조체 |
KR0128251Y1 (ko) * | 1992-08-21 | 1998-10-15 | 문정환 | 리드 노출형 반도체 조립장치 |
US5479051A (en) * | 1992-10-09 | 1995-12-26 | Fujitsu Limited | Semiconductor device having a plurality of semiconductor chips |
JP2960283B2 (ja) * | 1993-06-14 | 1999-10-06 | 株式会社東芝 | 樹脂封止型半導体装置の製造方法と、この製造方法に用いられる複数の半導体素子を載置するためのリードフレームと、この製造方法によって製造される樹脂封止型半導体装置 |
KR970010678B1 (ko) * | 1994-03-30 | 1997-06-30 | 엘지반도체 주식회사 | 리드 프레임 및 이를 이용한 반도체 패키지 |
US5429992A (en) * | 1994-05-25 | 1995-07-04 | Texas Instruments Incorporated | Lead frame structure for IC devices with strengthened encapsulation adhesion |
US5677567A (en) * | 1996-06-17 | 1997-10-14 | Micron Technology, Inc. | Leads between chips assembly |
-
1996
- 1996-05-17 KR KR1019960016640A patent/KR100186309B1/ko not_active IP Right Cessation
-
1997
- 1997-04-21 DE DE1997116668 patent/DE19716668C2/de not_active Expired - Fee Related
- 1997-05-04 CN CN97104301A patent/CN1064780C/zh not_active Expired - Fee Related
- 1997-05-09 JP JP9119047A patent/JP2819285B2/ja not_active Expired - Fee Related
- 1997-05-14 US US08/856,317 patent/US5939779A/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471088A (en) * | 1992-11-07 | 1995-11-28 | Goldstar Electron Co., Ltd. | Semiconductor package and method for manufacturing the same |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1324668C (zh) * | 2003-07-04 | 2007-07-04 | 精工爱普生株式会社 | 半导体装置及其制造方法 |
US7834464B2 (en) | 2007-10-09 | 2010-11-16 | Infineon Technologies Ag | Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device |
US8202763B2 (en) | 2007-10-09 | 2012-06-19 | Infineon Technologies Ag | Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device |
Also Published As
Publication number | Publication date |
---|---|
US5939779A (en) | 1999-08-17 |
KR100186309B1 (ko) | 1999-03-20 |
JP2819285B2 (ja) | 1998-10-30 |
KR970077555A (ko) | 1997-12-12 |
DE19716668C2 (de) | 1999-05-27 |
DE19716668A1 (de) | 1997-11-20 |
CN1166057A (zh) | 1997-11-26 |
JPH1056129A (ja) | 1998-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1064780C (zh) | 底部引线半导体芯片堆式封装 | |
CN1065662C (zh) | 半导体芯片封装及其制造方法 | |
US6087718A (en) | Stacking type semiconductor chip package | |
JP3213007B2 (ja) | リード・オーバー・プロセス及びリード・アンダー・プロセスを使用したマルチ・チップ・デバイス及び製造方法 | |
CN1150617C (zh) | 半导体基板和层叠的半导体封装及其制作方法 | |
US7049684B2 (en) | Lead frame and method of producing the same, and resin-encapsulated semiconductor device and method of producing the same | |
US7723839B2 (en) | Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device | |
US6343019B1 (en) | Apparatus and method of stacking die on a substrate | |
CN100547777C (zh) | 具有不对称引线框连接的电路小片封装 | |
US6753599B2 (en) | Semiconductor package and mounting structure on substrate thereof and stack structure thereof | |
CN1430251A (zh) | 层叠芯片封装件的制造方法 | |
US6066887A (en) | LOC semiconductor package | |
CN101211901A (zh) | 包含电子元件的基板 | |
CN1071495C (zh) | 安装片层及使用该安装片层的芯片封装 | |
US6534344B2 (en) | Integrated circuit chip and method for fabricating the same | |
CN1104742C (zh) | 底部引线半导体封装及其制造方法 | |
CN1099131C (zh) | 栅阵列球半导体封装 | |
JP3417095B2 (ja) | 半導体装置 | |
KR100788341B1 (ko) | 칩 적층형 반도체 패키지 | |
US20080073772A1 (en) | Stacked semiconductor package and method of manufacturing the same | |
EP0454150A1 (en) | Plastic moulded semiconductor device | |
KR100422608B1 (ko) | 적층칩패키지 | |
US6310389B1 (en) | Semiconductor package | |
KR100437821B1 (ko) | 반도체 패키지 및 그 제조방법 | |
CN2465328Y (zh) | 双面晶片封装体 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20010418 Termination date: 20130504 |