WO2022201285A1 - カセット筐体、プローバー、サーバーラックおよびストレージシステム - Google Patents
カセット筐体、プローバー、サーバーラックおよびストレージシステム Download PDFInfo
- Publication number
- WO2022201285A1 WO2022201285A1 PCT/JP2021/011858 JP2021011858W WO2022201285A1 WO 2022201285 A1 WO2022201285 A1 WO 2022201285A1 JP 2021011858 W JP2021011858 W JP 2021011858W WO 2022201285 A1 WO2022201285 A1 WO 2022201285A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- cassette housing
- semiconductor wafer
- heat transfer
- probe card
- cassette
- Prior art date
Links
- 239000000523 sample Substances 0.000 claims abstract description 72
- 239000004065 semiconductor Substances 0.000 claims abstract description 56
- 239000007788 liquid Substances 0.000 claims abstract description 53
- 238000001816 cooling Methods 0.000 claims abstract description 18
- 235000012431 wafers Nutrition 0.000 claims description 133
- 239000013529 heat transfer fluid Substances 0.000 claims description 28
- 239000012530 fluid Substances 0.000 claims description 8
- 230000004308 accommodation Effects 0.000 claims description 5
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 17
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 16
- 239000000758 substrate Substances 0.000 description 10
- 230000032258 transport Effects 0.000 description 7
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 230000003750 conditioning effect Effects 0.000 description 1
- 239000000110 cooling liquid Substances 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67769—Storage means
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
- G01R1/06755—Material aspects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
- G01R1/07314—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67109—Apparatus for thermal treatment mainly by convection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67248—Temperature monitoring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
- H01L21/6735—Closed carriers
- H01L21/67353—Closed carriers specially adapted for a single substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/6773—Conveying cassettes, containers or carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
- H01L21/67781—Batch transfer of wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2872—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
- G01R31/2874—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to temperature
Definitions
- Embodiments of the present invention relate to cassette housings, probers, server racks and storage systems.
- a probe card is used as an inspection jig that relays electrical signals between a semiconductor wafer on which semiconductor chips are formed and an inspection device that inspects the semiconductor chips.
- a pad electrode is also formed on the semiconductor wafer.
- the probe card includes a probe card substrate and probes.
- a probe card is electrically connected to a semiconductor wafer by a prober. More specifically, the prober brings the pad electrodes of the semiconductor wafer into contact with the probes of the probe card. Thereby, the semiconductor chip of the semiconductor wafer and the probe card substrate of the probe card are electrically connected.
- One embodiment provides a cassette enclosure, prober, server rack and storage system capable of temperature conditioning for semiconductor wafers containing multiple non-volatile memory chips.
- the cassette housing includes a storage section, a probe card, and a storage section.
- the storage unit stores a semiconductor wafer including a plurality of nonvolatile memory chips.
- the probe card has probes to be brought into contact with pad electrodes provided on the semiconductor wafer.
- the accommodation portion accommodates a heat transfer liquid for cooling or raising the temperature of the semiconductor wafers stored in the storage portion.
- FIG. 1 is a block diagram showing a configuration example of a storage system according to a first embodiment
- FIG. FIG. 2 is a schematic diagram showing a temperature adjustment mechanism for a cassette housing and a prober of the storage system according to the first embodiment
- 4 is a schematic diagram showing a temperature adjustment mechanism of a server rack of the storage system according to the first embodiment
- FIG. FIG. 4 is a schematic diagram showing an example in which the probe card substrate is immersed in cooling liquid within the cassette housing of the storage system according to the first embodiment
- FIG. 4 is a schematic diagram showing an example in which the probes of the probe card and the pad electrodes of the wafer are immersed in a heat transfer fluid within the cassette housing of the storage system according to the first embodiment
- FIG. 4 is a schematic diagram showing an example in which wafers are immersed in a heat transfer liquid within the cassette housing of the storage system according to the first embodiment
- FIG. 11 is a schematic diagram showing an example of cooling or raising the temperature of a cassette housing in which wafers are stored in the storage system according to the second embodiment with a heat transfer fluid
- FIG. 11 is a schematic diagram showing a temperature adjustment mechanism included in a storage system according to a second embodiment
- FIG. FIG. 11 is a schematic diagram showing a temperature adjustment mechanism included in a storage system according to a third embodiment
- FIG. FIG. 14 is a schematic diagram showing a modified example of the temperature adjustment mechanism included in the storage system according to the third embodiment
- the first embodiment is a large-capacity storage system that uses semiconductor wafers without dicing. Also, in the first embodiment, a plurality of semiconductor wafers can be exchanged.
- FIG. 1 is a block diagram showing a configuration example of the storage system 1 according to the first embodiment.
- the storage system 1 includes a plurality of semiconductor wafers (wafers) 100 as storage.
- the storage system 1 selects a predetermined number of wafers 100 from multiple wafers 100 .
- the storage system 1 uses the selected predetermined number of wafers 100 .
- Wafer 100 includes a plurality of NAND flash memory chips (NAND chips).
- the storage system 1 also includes a plurality of cassette housings 200 .
- Cassette housing 200 incorporates probe card 210 .
- Cassette housing 200 stores wafers 100 .
- the storage system 1 has a wafer stocker 10 , a cassette stocker 20 , a prober (cassetter) 30 , a cassette transporter 40 and a server rack 50 .
- the wafer stocker 10 is a device that stores the wafers 100. Wafer stocker 10 stores a plurality of wafers 100 .
- the cassette stocker 20 is a device that stores the cassette housing 200.
- the cassette stocker 20 stores multiple cassette housings 200 .
- the plurality of cassette housings 200 stored in the cassette stocker 20 can include a mixture of cassette housings 200 containing wafers 100 and cassette housings 200 containing no wafers 100 .
- the prober 30 is a device that brings the pad electrodes 101 of the wafer 100 into contact with the probes 211 of the probe card 210 .
- the cassette transporter 40 is a device that transports the cassette housing 200 .
- the cassette transporter 40 transports the cassette housing 200 from the cassette stocker 20 to the server rack 50 .
- the cassette transporter 40 transports the cassette housing 200 from the server rack 50 to the cassette stocker 20 .
- the cassette transporter 40 transports the cassette housing 200 from the prober 30 to the server rack 50 .
- the cassette transporter 40 transports the cassette housing 200 from the server rack 50 to the prober 30 .
- the server rack 50 is a device that stores the host computer 51.
- the number of host computers 51 stored in the server rack 50 may be one or plural.
- the host computer 51 is, for example, a file server.
- the host computer 51 has a processor 52 and a storage section 53 .
- the processor 52 is a device that executes programs.
- the processor 52 executes data write processing to the wafer 100 in the cassette housing 200 or data read processing from the wafer 100 .
- the storage unit 53 is a device that stores the cassette housing 200 .
- the storage unit 53 stores a cassette housing 200 in which the wafers 100 are stored.
- the number of cassette housings 200 stored in the storage unit 53 may be one, or may be plural.
- the prober 30 has an attachment/detachment mechanism 31 .
- the attachment/detachment mechanism 31 is a device that integrates or separates the wafer 100 and the cassette housing 200 .
- the pad electrodes of the wafer 100 and the probes of the probe card in the cassette housing 200 come into contact with each other. Thereby, the NAND chips of the wafer 100 and the probe card substrate of the probe card are electrically connected.
- the wafer 100 in the cassette housing 200 stored in the server rack 50 and the wafer 100 in the cassette housing 200 stored in the cassette stocker 20 or the wafer 100 stored in the wafer stocker 10 are separated. I will explain the replacement.
- the storage system 1 replaces the wafer 100. No need.
- the storage system 1 stores the wafer 100 in the cassette housing 200 stored in the server rack 50 and the cassette stocker 20 The wafers 100 stored in the cassette housing 200 stored in , or the wafers 100 stored in the wafer stocker 10 are exchanged.
- the storage system 1 between the server rack 50 and the cassette stocker 20 the cassette housing 200 is replaced.
- the cassette housing 200 removed from the server rack 50 is, for example, the cassette housing 200 that stores the wafers 100 that have not been accessed by the processor 52 in the server rack 50 for the longest period of time.
- the storage system 1 causes the prober 30 to store the wafer 100 to which the processor 52 is to write data in the cassette housing 200 . do. Also, the storage system 1 removes from the server rack 50 the cassette housing 200 that stores the wafer 100 that has not been accessed by the processor 52 for the longest period of time in the server rack 50 . The storage system 1 moves the cassette housing 200 removed from the server rack 50 to the cassette stocker 20 . The storage system 1 also moves the cassette housing 200 in which the wafers 100 are stored from the prober 30 to the server rack 50 by the prober 30 .
- the temperature adjustment mechanism is a mechanism that cools or heats the wafer 100 .
- a temperature control mechanism is provided in the cassette housing 200 , the prober 30 and the server rack 50 .
- FIG. 2 is a schematic diagram showing the temperature adjustment mechanism of the cassette housing 200 and the prober 30. As shown in FIG.
- the cassette housing 200 has an upper casing 201 and a lower casing 202 .
- the top casing 201 is a member that covers the top side of the wafer 100 .
- a probe card 201 is arranged in the upper casing 201 .
- the lower surface casing 202 is a member that covers the lower surface side of the wafer 100 .
- a storage portion 203 is provided in the inner wall portion of the lower surface casing 202 .
- a housing portion 204 is formed by fitting the upper casing 201 and the lower casing 202 together.
- the accommodation portion 204 accommodates a heat transfer liquid 300 for cooling or raising the temperature.
- Heat transfer fluid 300 is, for example, a fluorocarbon-based hydrofluoroether.
- the heat transfer liquid 300 may be liquid nitrogen.
- the housing portion 204 has an inlet and an outlet for the heat transfer fluid 300 .
- the inlet and outlet of the heat transfer fluid 300 are closed.
- the inlet and outlet of the heat transfer liquid 300 are opened.
- the prober 30 has a water supply pipe 31A, a drain pipe 31B, and a pump (fluid machine) 32 .
- the water supply pipe 31A is, for example, a hollow cylindrical member used for transporting the heat transfer medium liquid 300 from the outside of the cassette housing 200 to the inside of the cassette housing 200 .
- the drain pipe 31B is, for example, a hollow cylindrical member used for transporting the heat transfer liquid 300 from the inside of the cassette housing 200 to the outside of the cassette housing 200 .
- the pump 32 is a device that transports the heat transfer liquid 300 from one end of the water supply pipe 31A and the water discharge pipe 31B to the other end.
- the pump 32 injects the heat transfer liquid 300 into the cassette housing 200 from the water supply pipe 31A.
- the pump 32 discharges the heat transfer liquid 300 in the cassette housing 200 from the drain pipe 31B.
- the prober 30 circulates the heat transfer liquid 300 inside the cassette housing 200 .
- FIG. 3 is a schematic diagram showing the temperature adjustment mechanism of the server rack 50. As shown in FIG. FIG. 3 also shows a temperature adjusting mechanism of the cassette housing 200.
- the server rack 50 has a water supply pipe 54A, a drain pipe 54B, and a pump 55. As shown in FIG.
- the water supply pipe 54A is, for example, a hollow cylindrical member.
- the water supply pipe 54A is used for injecting the heat transfer fluid 300 into the cassette housing 200 from outside the cassette housing 200 .
- the drain pipe 54B is, for example, a hollow cylindrical member.
- the drain pipe 54B is used for discharging the heat transfer fluid 300 from the inside of the cassette housing 200 to the outside of the cassette housing 200 .
- the pump 32 is a device that transports the heat transfer liquid 300 from one end of the water supply pipe 54A and the water discharge pipe 54B to the other end.
- the server rack 50 injects the heat transfer liquid 300 into the cassette housing 200 . Also, the server rack 50 discharges the heat transfer liquid 300 from the inside of the cassette housing 200 . As a result, the server rack 50 circulates the heat transfer liquid 300 inside the cassette housing 200 .
- a cassette housing 200 containing no heat transfer liquid 300 may be carried to the server rack 50 by the cassette transporter 40 .
- the cassette housing 200 stored in the cassette stocker 20 is transported to the server rack 50 by the cassette transporter 40, the cassette housing 200 is filled with the heat transfer fluid 300.
- the server rack 50 may discharge all the heat transfer liquid 300 in the cassette housing 200 when the cassette housing 200 is removed from the server rack 50 .
- the cassette housing 200 storing the wafers 100 may be stored in the cassette stocker 20 while containing the heat transfer liquid 300 .
- the cassette housing 200 in which the wafers 100 are stored may be stored in the cassette stocker 20 without containing the heat transfer liquid 300 .
- FIG. 4 shows a first example of immersing the probe card substrate 210 of the probe card in the heat transfer liquid 300 within the cassette housing 200 .
- the probe card includes a probe card substrate 210 and probes 211 .
- the housing portion 204 is formed such that the probe card substrate 212 is immersed in the heat transfer fluid 300 .
- devices on the probe card substrate 212 can be cooled or heated by the heat transfer liquid 300 .
- FIG. 5 shows a second example in which the probes 211 of the probe card and the pad electrodes 101 of the wafer 100 are immersed in the heat transfer fluid 300 in the cassette housing 200 .
- the upper casing 201 and the lower casing 202 are fitted together to form the housing portion 204 so that the probes 211 and the pad electrodes 101 are immersed in the heat transfer fluid 300 .
- the probes 211 of the probe card 210 and the pad electrodes 101 of the wafer 100 can be cooled or heated by the heat transfer liquid 300 .
- thermo adjustment mechanism shown as the second example in FIG. 5 and the temperature adjustment mechanism shown as the first example in FIG. 4 may be combined.
- FIG. 6 shows a third example of immersing the wafer 100 in the heat transfer fluid 300 inside the cassette housing 200 .
- the upper casing 201 and the lower casing 202 are fitted together, so that the accommodation portion 204 for the heat transfer fluid 300 is formed so that the wafer 100 is immersed in the heat transfer fluid 300 .
- wafer 100 can be cooled by heat transfer liquid 300 . More specifically, the NAND chips formed on the wafer 100 can be cooled or heated by the heat transfer liquid 300 .
- the temperature adjustment mechanism shown as the third example in FIG. 6 may be combined with one or both of the temperature adjustment mechanism shown as the first example in FIG. 4 and the temperature adjustment mechanism shown as the second example in FIG.
- the storage system 1 of the first embodiment has a unique temperature control mechanism that circulates the heat transfer fluid inside the cassette housing 200. Thereby, the storage system 1 of the first embodiment can perform temperature adjustment for the wafer 100 including a plurality of NAND chips.
- the second embodiment is also a large-capacity storage system that uses a semiconductor wafer without dicing.
- the same reference numerals are used for the same components as in the first embodiment. Also, descriptions of the same components as those of the first embodiment will be omitted.
- FIG. 7 is a schematic diagram showing an example of cooling or raising the temperature of the cassette housing 200 storing the wafers 100 of the storage system 1 according to the second embodiment with the heat transfer liquid 300.
- FIG. FIG. 7 shows a state in which the cassette housing 200 storing the wafers 100 is stored in the prober 30 .
- the storage system 1 of the first embodiment circulates the heat transfer fluid 300 inside the cassette housing 200 .
- the storage system 1 of the second embodiment immerses the cassette housing 200 itself in the heat transfer liquid 300 in the prober 30 or the server rack 50 .
- the storage system 1 of the second embodiment cools or heats up the entire cassette housing 200 .
- the prober 30 has a housing portion 33 .
- the storage part 33 is a device that stores the heat transfer liquid 300 .
- the accommodating portion 33 is provided so as to seal the cassette housing 200 .
- the server rack 50 has an accommodation portion 56 .
- the storage part 56 is a device that stores the heat transfer fluid 300 .
- the accommodating portion 56 is provided so as to seal the cassette housing 200 .
- FIG. 8 is a schematic diagram showing the temperature adjustment mechanism of the storage system 1 according to the second embodiment.
- the cassette housing 200 is stored in the prober 30 .
- the prober 30 injects the heat transfer fluid 300 into the cassette housing 200 using the water supply pipe 31A, the water discharge pipe 31B, and the pump 32. Also, the prober 30 discharges the heat transfer liquid 300 from the inside of the cassette housing 200 . As a result, the prober 30 circulates the heat transfer liquid 300 inside the cassette housing 200 .
- the prober 30 injects the heat transfer fluid 300 into the housing portion 33 using the water supply pipe 31A, the water discharge pipe 31B, and the pump 32 . Also, the prober 30 discharges the heat transfer fluid 300 from the housing portion 33 . This allows the prober 30 to circulate the heat transfer fluid 300 within the prober 30 .
- the prober 30 circulates the heat transfer fluid 300 around the cassette housing 200 .
- the server rack 50 injects the heat transfer liquid 300 into the storage section 56 .
- the server rack 50 discharges the heat transfer liquid 300 from the storage section 56 .
- the server rack 50 circulates the heat transfer liquid 300 inside the server rack 50 .
- the server rack 50 circulates the heat transfer liquid 300 around the cassette housing 200 .
- An example of cooling the cassette housing 200 with the prober 30 is cooling the cassette housing 200 removed from the server rack 50 and carried.
- the wafers 100 in the cassette housing 200 removed from the server rack 50 are stored in the cassette stocker 20 while being stored in the cassette housing 200 .
- the wafers 100 in the cassette housing 200 removed from the server rack 50 are stored in the wafer stocker 10 while being removed from the cassette housing 200 .
- the temperature of the wafers 100 in the cassette housing 200 may have risen within the server rack 50 .
- the cassette housing 200 is cooled so as not to affect other wafers 100 stored at a low temperature, for example. do.
- Cooling of the cassette housing 200 in the server rack 50 is performed to suppress temperature rise of the wafer 100 due to heat generation of devices on the probe card substrate 212, for example.
- the storage system 1 of the second embodiment has a unique temperature adjustment mechanism that circulates the heat transfer liquid around the cassette housing 200. Thereby, the storage system 1 of the second embodiment can perform temperature adjustment for the wafer 100 including a plurality of NAND chips.
- the third embodiment is also a large-capacity storage system that uses semiconductor wafers without dicing.
- the same reference numerals are used for the same components as in the first embodiment and the second embodiment. Also, descriptions of the same components as in the first embodiment and the second embodiment will be omitted.
- FIG. 9 is a schematic diagram showing the temperature adjustment mechanism of the storage system 1 according to the third embodiment.
- the storage system 1 of the first and second embodiments cools or heats up with a heat transfer liquid.
- the storage system 1 of the third embodiment brings the insulating member 213 into contact with the wafer 100 .
- the storage system 1 of the third embodiment cools or heats up by heat conduction.
- the insulating member 213 is provided on the surface of the probe card 210 arranged in the cassette housing 200 that faces the wafers 100 stored in the cassette housing 200 and on which the probes 211 are provided. A surface of the probe card 210 on which the probes 211 are provided is exposed from the inner wall portion of the upper casing 201 .
- the insulating member 212 physically contacts the wafer 100 .
- insulating member 213 is not electrically connected to wafer 100 .
- the insulating member 213 has, for example, the shape of a pin, protrusion or surface.
- the storage system 1 of the third embodiment can adjust the temperature of the wafer 100 including multiple NAND chips by heat conduction through the insulating member 212 that is not electrically connected to the wafer 100 .
- FIG. 10 is a schematic diagram showing a modified example of the temperature adjustment mechanism in the third embodiment.
- FIG. 10 shows an example in which the insulating member 213 of FIG. 9 is provided as a cushion 214 that reduces the propagation of the shock given to the cassette housing 200 during transportation to the wafer 100, for example.
- the cushion 214 also secures the wafer 100 within the cassette housing 200 .
- FIG. 10A shows the state of the cushion 214 before the upper casing 201 and the lower casing 202 are fitted together.
- FIG. 10B shows the state of the cushion 214 after the upper casing 201 and the lower casing 202 are fitted together.
- the prober 30 When the prober 30 stores the wafer 100 in the cassette housing 200, as shown in FIG. come into physical contact with However, cushion 214 is not electrically connected to wafer 100 . Also in this modified example, the temperature of the wafer 100 including a plurality of NAND chips can be adjusted by heat conduction through the cushion 213 that is not electrically connected to the wafer 100 .
- the storage system 1 of the third embodiment brings the insulator 212 into contact with the wafer 100 inside the cassette housing 200 .
- the storage system 1 of the third embodiment has a unique temperature adjustment mechanism that cools or heats up by thermal conduction. Thereby, the storage system 1 of the third embodiment can perform temperature adjustment for the wafer 100 including multiple NAND chips.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Stored Programmes (AREA)
- Casings For Electric Apparatus (AREA)
Abstract
Description
まず、第1実施形態について説明する。第1実施形態は、半導体ウェハをダイシングせずに用いる大容量のストレージシステムである。また、第1実施形態は、複数の半導体ウェハを入れ替え可能である。
図4は、カセット筐体200内においてプローブカードのプローブカード基板210を熱媒液300に浸す第1例を示している。プローブカードは、プローブカード基板210と、プローブ211とを含む。
図5は、カセット筐体200内においてプローブカードのプローブ211とウェハ100のパッド電極101とを熱媒液300に浸す第2例を示している。
図6は、カセット筐体200内においてウェハ100を熱媒液300に浸す第3例を示している。
次に、第2実施形態について説明する。
次に、第3実施形態について説明する。
10…ウェハストッカー
20…カセットストッカー
30…プローバー(カセッター)
31…着脱機構
31A…給水管
31B…排水管
32…ポンプ
33…収容部
40…カセット搬送機
50…サーバーラック
51…ホストコンピュータ
52…プロセッサ
53…格納部
54A…給水管
54B…排水管
55…ポンプ
56…収容部
100…ウェハ
101…パッド電極
200…カセット筐体
201…上面ケーシング
202…下面ケーシング
203…格納部
204…収容部
210…プローブカード
211…プローブ
212…プローブカード基板
213…絶縁部材
214…クッション
300…熱媒液
Claims (19)
- 複数の不揮発性メモリチップを含む半導体ウェハを格納する格納部と、
前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードと、
前記格納部に格納されている前記半導体ウェハまたはプローブカードの一方または両方を冷却または昇温するための熱媒液を収容する収容部と、
を具備するカセット筐体。 - 前記収容部は、前記格納部に格納されている前記半導体ウェハと対向する前記プローブカードの第1面の裏面の第2面上のプリント基板が前記熱媒液に浸されるように構成されている請求項1に記載のカセット筐体。
- 前記収容部は、前記格納部に格納されている前記半導体ウェハと対向する前記プローブカードの面に設けられているプローブと、前記半導体ウェハの前記プローブカードと対向する面に設けられているパッド電極とが前記熱媒液に浸されるように構成されている請求項1に記載のカセット筐体。
- 前記収容部は、前記格納部に格納されている前記半導体ウェハが前記熱媒液に浸されるように構成されている請求項1に記載のカセット筐体。
- 前記熱媒液は、フルオロカーボンを含む請求項1~4のいずれか1項に記載のカセット筐体。
- 複数の不揮発性メモリチップを含む半導体ウェハを格納する格納部と、
前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードと、
を具備し、
前記プローブカードは、前記格納部に格納されている前記半導体ウェハと対向する面に設けられる、前記半導体ウェハと物理的に接触し、かつ、前記半導体ウェハと電気的に接続されない絶縁部材を有するカセット筐体。 - 前記絶縁部材は、ピン、突起または面の形状を有する請求項6に記載のカセット筐体。
- 前記絶縁部材は、前記カセット筐体に与えられる衝撃の前記半導体ウェハへの伝搬を低減し、かつ、前記半導体ウェハを前記カセット筐体内で固定させるクッションとして設けられる請求項6に記載のカセット筐体。
- 複数の不揮発性メモリチップを含む半導体ウェハと、前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードが配置されているカセット筐体とを一体化または分離する着脱機構と、
前記半導体ウェハまたはプローブカードの一方または両方を冷却または昇温するための熱媒液を、前記カセット筐体内に設けられている、前記熱媒液を収容する収容部に注入または排出する流体機械と、
を具備するプローバー。 - 前記流体機械は、前記収容部を介して前記カセット筐体内に前記熱媒液を循環させる請求項9に記載のプローバー。
- 複数の不揮発性メモリチップを含む半導体ウェハと、前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードが配置されているカセット筐体とを一体化または分離する着脱機構と、
前記着脱機構によって前記半導体ウェハが装着された前記カセット筐体を冷却または昇温するための熱媒液を収容する収容部と、
を具備するプローバー。 - 前記収容部に前記熱媒液を注入または排出する流体機械を具備する請求項11に記載のプローバー。
- 前記熱媒液は、フルオロカーボンを含む請求項9~12のいずれか1項に記載のプローバー。
- プロセッサと、
前記プロセッサからデータの書き込みまたは読み出しが要求される複数の不揮発性メモリチップを含む半導体ウェハが格納され、前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードが配置されているカセット筐体を格納する格納部と、
前記格納部に格納されている前記カセット筐体内に設けられている、前記半導体ウェハまたはプローブカードの一方または両方を冷却または昇温するための熱媒液を収容する収容部に前記熱媒液を注入または排出する流体機械と、
を具備するサーバーラック。 - プロセッサと、
前記プロセッサからデータの書き込みまたは読み出しが要求される複数の不揮発性メモリチップを含む半導体ウェハが格納され、前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードが配置されているカセット筐体を格納する格納部と、
前記格納部に格納されている前記カセット筐体を冷却または昇温するための熱媒液を収容する収容部と、
を具備するサーバーラック。 - 前記収容部に前記熱媒液を注入または排出する流体機械を具備する請求項15に記載のサーバーラック。
- 前記熱媒液は、フルオロカーボンを含む請求項14~16のいずれか1項に記載のサーバーラック。
- カセット筐体と、
プローバーと、
サーバーラックと、
を具備し、
前記カセット筐体は、
複数の不揮発性メモリチップを含む半導体ウェハを格納する第1格納部と、
前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードと、
前記第1格納部に格納されている前記半導体ウェハまたはプローブカードの一方または両方を冷却または昇温するための熱媒液を収容する収容部と、
を具備し、
前記プローバーは、
前記半導体ウェハと前記カセット筐体とを一体化または分離する着脱機構と、
前記半導体ウェハまたはプローブカードの一方または両方を冷却または昇温するための熱媒液を、前記カセット筐体内に設けられている前記収容部に注入または排出する第1流体機械と、
を具備し、
前記サーバーラックは、
前記複数の不揮発性メモリチップへのデータの書き込みまたは読み出しを要求するプロセッサと、
前記半導体ウェハが格納されている前記カセット筐体を格納する第2格納部と、
前記第2格納部に格納されている前記カセット筐体内に設けられている前記収容部に前記熱媒液を注入または排出する第2流体機械と、
を具備するストレージシステム。 - プローバーと、
サーバーラックと、
を具備し、
前記プローバーは、
複数の不揮発性メモリチップを含む半導体ウェハと、前記半導体ウェハに設けられているパッド電極と接触させるプローブを有するプローブカードが配置されているカセット筐体とを一体化または分離する着脱機構と、
前記着脱機構によって前記半導体ウェハが装着された前記カセット筐体を冷却または昇温するための熱媒液を収容する第1収容部と、
を具備し、
前記サーバーラックは、
前記複数の不揮発性メモリチップへのデータの書き込みまたは読み出しを要求するプロセッサと、
前記半導体ウェハが格納されている前記カセット筐体を格納する格納部と、
前記格納部に格納されている前記カセット筐体を冷却または昇温するための熱媒液を収容する第2収容部と、
を具備するストレージシステム。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202180074124.2A CN116368474A (zh) | 2021-03-23 | 2021-03-23 | 晶盒壳体、探头、服务器机架以及存储*** |
EP21932895.2A EP4276632A1 (en) | 2021-03-23 | 2021-03-23 | Cassette housing, prober, server rack, and storage system |
JP2023508202A JP7456066B2 (ja) | 2021-03-23 | 2021-03-23 | カセット筐体、プローバー、サーバーラックおよびストレージシステム |
DE112021007357.5T DE112021007357T5 (de) | 2021-03-23 | 2021-03-23 | Kassettengehäuse, sondenvorrichtung, server-rack und lagersystem technisches gebiet |
PCT/JP2021/011858 WO2022201285A1 (ja) | 2021-03-23 | 2021-03-23 | カセット筐体、プローバー、サーバーラックおよびストレージシステム |
TW110125116A TWI792396B (zh) | 2021-03-23 | 2021-07-08 | 盒筐體、探針器、伺服器機架及儲存系統 |
US18/371,536 US20240014061A1 (en) | 2021-03-23 | 2023-09-22 | Cassette housing, prober, server rack, and storage system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2021/011858 WO2022201285A1 (ja) | 2021-03-23 | 2021-03-23 | カセット筐体、プローバー、サーバーラックおよびストレージシステム |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/371,536 Continuation US20240014061A1 (en) | 2021-03-23 | 2023-09-22 | Cassette housing, prober, server rack, and storage system |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022201285A1 true WO2022201285A1 (ja) | 2022-09-29 |
Family
ID=83396431
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2021/011858 WO2022201285A1 (ja) | 2021-03-23 | 2021-03-23 | カセット筐体、プローバー、サーバーラックおよびストレージシステム |
Country Status (7)
Country | Link |
---|---|
US (1) | US20240014061A1 (ja) |
EP (1) | EP4276632A1 (ja) |
JP (1) | JP7456066B2 (ja) |
CN (1) | CN116368474A (ja) |
DE (1) | DE112021007357T5 (ja) |
TW (1) | TWI792396B (ja) |
WO (1) | WO2022201285A1 (ja) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7975759B2 (en) | 2006-09-19 | 2011-07-12 | Tokyo Electron Limited | Temperature control method, temperature control apparatus and high/low temperature processing system |
JP2016171241A (ja) * | 2015-03-13 | 2016-09-23 | 株式会社東芝 | 電子機器 |
US10663511B2 (en) | 2017-07-20 | 2020-05-26 | Tokyo Electron Limited | Substrate mounting table and substrate inspection apparatus |
JP2020188076A (ja) | 2019-05-10 | 2020-11-19 | 東京エレクトロン株式会社 | 載置台及び載置台の作製方法 |
JP2020194889A (ja) * | 2019-05-28 | 2020-12-03 | 東京エレクトロン株式会社 | 搬送システム、検査システム及び検査方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5550482A (en) * | 1993-07-20 | 1996-08-27 | Tokyo Electron Kabushiki Kaisha | Probe device |
JP2007088203A (ja) * | 2005-09-22 | 2007-04-05 | Tokyo Electron Ltd | ウエハ検査装置およびウエハ検査方法、ならびにコンピュータプログラム |
JP4744382B2 (ja) * | 2006-07-20 | 2011-08-10 | 株式会社東京精密 | プローバ及びプローブ接触方法 |
JP5088167B2 (ja) * | 2008-02-22 | 2012-12-05 | 東京エレクトロン株式会社 | プローブ装置、プロービング方法及び記憶媒体 |
EP2418503B1 (en) * | 2010-07-14 | 2013-07-03 | Sensirion AG | Needle head |
JP6289962B2 (ja) * | 2013-07-11 | 2018-03-07 | 東京エレクトロン株式会社 | プローブ装置 |
WO2017170393A1 (ja) * | 2016-03-28 | 2017-10-05 | 株式会社東京精密 | プローバ及びプローバの操作方法 |
KR20190021101A (ko) * | 2017-08-22 | 2019-03-05 | 삼성전자주식회사 | 프로브 카드, 프로브 카드를 포함한 테스트 장치, 그 프로브 카드를 이용한 테스트 방법 및 반도체 소자 제조방법 |
EP4060720A4 (en) | 2019-11-15 | 2023-08-16 | Kioxia Corporation | STORAGE DEVICE AND STORAGE SYSTEM |
-
2021
- 2021-03-23 WO PCT/JP2021/011858 patent/WO2022201285A1/ja active Application Filing
- 2021-03-23 DE DE112021007357.5T patent/DE112021007357T5/de active Pending
- 2021-03-23 JP JP2023508202A patent/JP7456066B2/ja active Active
- 2021-03-23 CN CN202180074124.2A patent/CN116368474A/zh active Pending
- 2021-03-23 EP EP21932895.2A patent/EP4276632A1/en active Pending
- 2021-07-08 TW TW110125116A patent/TWI792396B/zh active
-
2023
- 2023-09-22 US US18/371,536 patent/US20240014061A1/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7975759B2 (en) | 2006-09-19 | 2011-07-12 | Tokyo Electron Limited | Temperature control method, temperature control apparatus and high/low temperature processing system |
JP2016171241A (ja) * | 2015-03-13 | 2016-09-23 | 株式会社東芝 | 電子機器 |
US10663511B2 (en) | 2017-07-20 | 2020-05-26 | Tokyo Electron Limited | Substrate mounting table and substrate inspection apparatus |
JP2020188076A (ja) | 2019-05-10 | 2020-11-19 | 東京エレクトロン株式会社 | 載置台及び載置台の作製方法 |
JP2020194889A (ja) * | 2019-05-28 | 2020-12-03 | 東京エレクトロン株式会社 | 搬送システム、検査システム及び検査方法 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2022201285A1 (ja) | 2022-09-29 |
DE112021007357T5 (de) | 2024-03-21 |
CN116368474A (zh) | 2023-06-30 |
TW202237507A (zh) | 2022-10-01 |
JP7456066B2 (ja) | 2024-03-26 |
EP4276632A1 (en) | 2023-11-15 |
US20240014061A1 (en) | 2024-01-11 |
TWI792396B (zh) | 2023-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4789125B2 (ja) | 電子部品試験用ソケットおよびこれを用いた電子部品試験装置 | |
KR100790988B1 (ko) | 테스트 환경의 안정적 온도유지가 가능한 반도체 소자검사용 핸들러 | |
JP5615852B2 (ja) | 電子デバイス試験システム | |
KR20010024447A (ko) | 적응성 있는 방열 장치를 구비한 번인 보드 | |
JPH0587873A (ja) | 集積回路チツプのバーンイン選別方法および装置 | |
JP3901570B2 (ja) | 電子冷却素子を利用した半導体装置の低温試験装置 | |
JPWO2010041317A1 (ja) | インターフェイス部材、テスト部ユニットおよび電子部品試験装置 | |
US7701238B2 (en) | Active thermal control using a burn-in socket heating element | |
KR20120063576A (ko) | 반도체 소자 테스트용 푸싱 기구 및 이를 포함하는 테스트 핸들러 | |
KR20010024445A (ko) | 높은 열 방출 능력을 갖는 번인 보드 | |
JP2010186851A (ja) | 半導体集積回路の検査装置及び半導体集積回路の検査方法 | |
CN113302759A (zh) | 具有传热组件的双热电组件设备 | |
CN113302574A (zh) | 用于热控制部件的热腔室 | |
US20230046331A1 (en) | Standalone thermal chamber for a temperature control component | |
WO2022201285A1 (ja) | カセット筐体、プローバー、サーバーラックおよびストレージシステム | |
JP3328664B2 (ja) | 多段容器の温度管理装置 | |
TW202332911A (zh) | 用於測試半導體積體電路晶片的液冷測試插槽 | |
JP2002280507A (ja) | 発熱素子冷却装置および発熱素子実装装置 | |
JP2003156541A (ja) | 電子デバイス検査方法 | |
JP2008151802A (ja) | ヒータ付プッシャ、電子部品ハンドリング装置および電子部品の温度制御方法 | |
JPWO2022201285A5 (ja) | ||
JP7293389B2 (ja) | ストレージデバイスおよび制御方法 | |
JP2016003965A (ja) | 湿度センサ検査装置 | |
US20060113647A1 (en) | Semiconductor device with improved heat dissipation | |
JP2000091390A (ja) | ウエハ一括試験装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21932895 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2023508202 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2021932895 Country of ref document: EP Effective date: 20230808 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11202305920V Country of ref document: SG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112021007357 Country of ref document: DE |