WO2015190351A1 - 半導体積層体、半導体積層体の製造方法および半導体装置の製造方法 - Google Patents
半導体積層体、半導体積層体の製造方法および半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2015190351A1 WO2015190351A1 PCT/JP2015/065895 JP2015065895W WO2015190351A1 WO 2015190351 A1 WO2015190351 A1 WO 2015190351A1 JP 2015065895 W JP2015065895 W JP 2015065895W WO 2015190351 A1 WO2015190351 A1 WO 2015190351A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor
- substrate
- layer
- stacked body
- manufacturing
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 156
- 238000004519 manufacturing process Methods 0.000 title claims description 56
- 238000000034 method Methods 0.000 title claims description 28
- 239000000758 substrate Substances 0.000 claims abstract description 76
- 230000004888 barrier function Effects 0.000 claims description 5
- 239000012535 impurity Substances 0.000 abstract description 15
- 229910002601 GaN Inorganic materials 0.000 description 25
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 25
- 239000007789 gas Substances 0.000 description 14
- 239000002184 metal Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000000969 carrier Substances 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000002474 experimental method Methods 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000006185 dispersion Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000003749 cleanliness Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000002484 cyclic voltammetry Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
- H01L21/28581—Deposition of Schottky electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66143—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66196—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices with an active layer made of a group 13/15 material
- H01L29/66204—Diodes
- H01L29/66212—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
Definitions
- the present invention relates to a semiconductor stacked body, a method for manufacturing a semiconductor stacked body, and a method for manufacturing a semiconductor device. More specifically, the semiconductor stacked body includes a semiconductor layer having a conductivity type of n-type and made of GaN (gallium nitride). The present invention relates to a method for manufacturing a semiconductor stacked body and a method for manufacturing a semiconductor device.
- Patent Document 1 proposes a technique for reducing the defect occurrence rate at the time of division into chips in the semiconductor device manufacturing process by managing the defect density of the substrate and improving the yield at the time of manufacturing the semiconductor device. Has been.
- a semiconductor multilayer body includes a base layer including a substrate, and a semiconductor layer disposed on the base layer and made of GaN of n-type conductivity.
- the average value of the n-type carrier concentration in the semiconductor layer in the radial direction of the substrate is 1.5 ⁇ 10 16 cm ⁇ 3 or less, and the difference between the maximum value and the minimum value is 1.5 ⁇ 10 15 cm ⁇ . 3 or less.
- a method for manufacturing a semiconductor stacked body includes a step of preparing a base layer including a substrate, and a step of forming a semiconductor layer made of GaN of n-type conductivity on the base layer. Yes.
- the average value of n-type carrier concentration in the radial direction of the substrate is 1.5 ⁇ 10 16 cm ⁇ 3 or less, and the difference between the maximum value and the minimum value is 1.5 ⁇ 10 15.
- the semiconductor layer is formed so as to be equal to or less than cm ⁇ 3 .
- the semiconductor stacked body and the method for manufacturing a semiconductor stacked body it is possible to provide a semiconductor stacked body and a method for manufacturing the semiconductor stacked body that can improve the yield in manufacturing a semiconductor device.
- a semiconductor stacked body includes a base layer including a substrate, and a semiconductor layer disposed on the base layer and made of GaN of n-type conductivity.
- the average value of the n-type carrier concentration in the semiconductor layer in the radial direction of the substrate is 1.5 ⁇ 10 16 cm ⁇ 3 or less, and the difference between the maximum value and the minimum value is 1.5 ⁇ 10 15 cm ⁇ . 3 or less.
- a semiconductor laminate in which a semiconductor layer made of GaN is formed on a base layer can be used for manufacturing semiconductor devices such as diodes and transistors.
- An impurity element that generates majority carriers can be introduced into the semiconductor layer for the purpose of imparting a desired conductivity type.
- an impurity that makes the conductivity type of the semiconductor layer n-type n-type impurity
- n-type impurity an impurity that makes the conductivity type of the semiconductor layer n-type
- By introducing n-type impurities electrons (n-type carriers) that are carriers are generated in the semiconductor layer.
- By setting the conductivity type to n-type electrons having higher mobility than holes become majority carriers, which can contribute to high-speed operation of the semiconductor device.
- the concentration of the n-type carrier existing in the semiconductor layer made of GaN is not more than a predetermined value, specifically, not more than 1.5 ⁇ 10 16 cm ⁇ 3 .
- the semiconductor laminated body In some cases, the yield is reduced when a semiconductor device is manufactured using the above.
- a Schottky barrier diode (SBD) employed when high-speed operation is required can be manufactured using a semiconductor stacked body including a semiconductor layer made of GaN into which an n-type impurity is introduced. .
- the semiconductor layer made of GaN is used as a drift layer of SBD.
- the concentration of n-type carriers contained in the semiconductor layer which is the drift layer is lower than that of the pn diode, for example, 1.5 ⁇ 10 16 cm ⁇ 3 or less. There is a need to.
- the difference between the maximum value and the minimum value of the n-type carrier concentration in the semiconductor layer in the radial direction of the substrate is 1.5 ⁇ 10 15 cm ⁇ 3 or less.
- the yield can be improved in the manufacture of the semiconductor device.
- the semiconductor stacked body of the present application it is possible to provide a semiconductor stacked body capable of improving the yield in the manufacture of the semiconductor device.
- the average value, the maximum value, and the minimum value of the n-type carrier concentration in the semiconductor layer in the radial direction of the substrate can be investigated, for example, by performing CV (capacitance-voltage) measurement.
- the average value, the maximum value, and the minimum value in the radial direction of the substrate described above are within the region of 80% of the substrate diameter (that is, the substrate outer peripheral region from the substrate end surface to the range corresponding to 10% of the substrate diameter). In the excluded region), they are the arithmetic mean value, the maximum value, and the minimum value, respectively, of the carrier concentration measured at equal intervals along the radial direction from the center of the substrate.
- the base layer may have a diameter of 74 mm or more (3 inches or more).
- the diameter of the base layer is preferably 99 mm or more (4 inches or more), 127 mm or more (5 inches or more), and further 150 mm or more (6 inches or more). Also good.
- the semiconductor layer may be used as an SBD drift layer.
- the semiconductor layer made of GaN having a low n-type carrier concentration as the SBD drift layer, an SBD with a sufficient withstand voltage can be easily manufactured.
- a method for manufacturing a semiconductor stacked body includes: a step of preparing a base layer including a substrate; and a step of forming a semiconductor layer made of GaN of n-type conductivity on the base layer. I have.
- the average value of n-type carrier concentration in the radial direction of the substrate is 1.5 ⁇ 10 16 cm ⁇ 3 or less, and the difference between the maximum value and the minimum value is 1.5 ⁇ 10 15.
- the semiconductor layer is formed so as to be equal to or less than cm ⁇ 3 .
- the semiconductor is formed such that the difference between the maximum value and the minimum value of the n-type carrier concentration in the semiconductor layer is 1.5 ⁇ 10 15 cm ⁇ 3 or less.
- a layer is formed.
- the yield can be improved in the manufacture of the semiconductor device.
- a base layer having a diameter of 74 mm or more (3 inches or more) may be prepared.
- the diameter of the base layer is preferably 99 mm or more (4 inches or more), 127 mm or more (5 inches or more), and further 150 mm or more (6 inches or more). Also good.
- the method for manufacturing a semiconductor device of this embodiment includes a step of preparing a semiconductor stacked body manufactured by the above-described method for manufacturing a semiconductor stacked body, and a step of forming an electrode on the semiconductor stacked body. According to the method for manufacturing a semiconductor device of the present embodiment, an improvement in yield can be achieved by using the semiconductor stacked body manufactured by the above-described semiconductor stacked body manufacturing method.
- an electrode that is in Schottky contact with the semiconductor layer may be formed.
- a semiconductor device using a Schottky barrier such as SBD can be manufactured.
- a semiconductor stacked body 10 in the present embodiment includes a substrate 1, a buffer layer 2, and a drift layer 3 that is a semiconductor layer.
- the substrate 1 and the buffer layer 2 constitute a base layer in the present embodiment.
- the substrate 1 can be made of, for example, GaN.
- the diameter of the substrate 1 can be 55 mm or more, for example, 3 inches.
- the diameter of the substrate 1 can be set to 80 mm or more (for example, 4 inches) for the purpose of improving the production efficiency and yield of a semiconductor device using the semiconductor stacked body 10, and is further 105 mm or more (for example, 5 inches), further 130 mm. It can be set to the above (for example, 6 inches).
- n-type impurities such as oxygen (O) and silicon (Si) are contained in the substrate 1, and the n-type carrier concentration is 1.0 ⁇ 10 17 cm ⁇ 3 or more. It may be introduced so as to be 0 ⁇ 10 18 cm ⁇ 3 or less. Thereby, the resistance of the substrate when a current flows in the thickness direction of the substrate 1 is sufficiently suppressed.
- the buffer layer 2 is disposed so as to be in contact with one main surface 1A of the substrate 1.
- the buffer layer 2 is made of, for example, GaN. Even if n-type impurities such as O and Si are introduced into the buffer layer 2 so that the n-type carrier concentration is 1.0 ⁇ 10 17 cm ⁇ 3 or more and 5.0 ⁇ 10 18 cm ⁇ 3 or less. Good.
- Drift layer 3 is arranged so as to be in contact with main surface 2A of buffer layer 2 opposite to the side facing substrate 1.
- the drift layer 3 is made of GaN.
- the conductivity type of the drift layer 3 is n-type.
- the average value of the n-type carrier concentration in the drift layer 3 in the radial direction of the substrate 1 (the direction along the main surface 3A of the drift layer 3) is 1.5 ⁇ 10 16 cm ⁇ 3 or less, The difference from the minimum value is 1.5 ⁇ 10 15 cm ⁇ 3 or less.
- the n-type impurity contained in the drift layer 3 for example, O, Si, or the like can be employed.
- the average value of the n-type carrier concentration in the drift layer 3 in the radial direction of the substrate 1 is preferably 2.5 ⁇ 10 14 cm ⁇ 3 or less.
- SBD 100 in the present embodiment is manufactured using semiconductor stacked body 10 of the above-described embodiment, and includes substrate 1 and buffer stacked in the same manner as semiconductor stacked body 10. A layer 2 and a drift layer 3 are provided.
- the SBD 100 further includes an insulating film 81, an ohmic electrode 91, and a Schottky electrode 92.
- the ohmic electrode 91 is disposed so as to be in contact with the main surface 1B opposite to the side facing the buffer layer 2 of the substrate 1.
- the ohmic electrode 91 is made of a metal capable of making ohmic contact with the substrate 1, for example, Ti (titanium).
- the insulating film 81 is disposed so as to be in contact with the main surface 3A of the drift layer 3 opposite to the side facing the buffer layer 2.
- Insulating film 81 is made of an insulator such as silicon nitride or silicon oxide.
- the insulating film 81 has an opening 82 that penetrates the insulating film 81 in the thickness direction. In the opening 82, the main surface 3A of the drift layer 3 is exposed.
- the Schottky electrode 92 is disposed so as to fill the opening 82 of the insulating film 81. More specifically, the Schottky electrode 92 is in contact with the main surface 3A of the drift layer 3 exposed at the opening 82 and the side wall surface of the opening 82, and the upper surface of the insulating film 81 (on the drift layer 3 of the insulating film 81). It is arranged so as to extend in contact with the main surface on the opposite side to the facing side.
- the Schottky electrode 92 is made of a metal capable of making Schottky contact with the drift layer 3 made of GaN, for example, Ni (nickel).
- a substrate preparation step is first performed as a step (S10).
- step (S10) referring to FIG. 4, for example, substrate 1 made of GaN having a diameter of 4 inches (101.6 mm) is prepared. More specifically, the substrate 1 made of GaN is obtained by slicing an ingot made of GaN. After the surface of the substrate 1 is polished, a substrate 1 in which the flatness and cleanliness of the main surface 1A is ensured through a process such as cleaning is prepared.
- a buffer layer forming step is performed as a step (S20).
- buffer layer 2 is formed on main surface 1A of substrate 1 prepared in step (S10).
- the buffer layer 2 can be formed as follows. Referring to FIG. 4, substrate 1 prepared in step (S ⁇ b> 10) is placed in recess 71 that is a holding portion formed in susceptor 70.
- the source gas is supplied onto the main surface 1A of the substrate 1 by flowing the source gas (for example, trimethylgallium) in the direction of the arrow ⁇ while holding the substrate 1 held in the recess 71 at an appropriate temperature. To do.
- the buffer layer 2 is formed on the main surface 1A by epitaxial growth.
- an n-type impurity such as Si can be introduced into the buffer layer 2 by adding an appropriate gas (for example, silane) to the source gas.
- an appropriate gas for example, silane
- drift layer 3 of n-type conductivity and made of GaN is formed so as to be in contact with buffer layer 2 formed in step (S20).
- the average value of n-type carrier concentration in the radial direction of substrate 1 is 1.5 ⁇ 10 16 cm ⁇ 3 or less, and the difference between the maximum value and the minimum value is 1.5 ⁇ 10 6.
- the drift layer 3 is formed so as to be 15 cm ⁇ 3 or less.
- the drift layer 3 can be formed in the same apparatus following the step (S20). Specifically, referring to FIG.
- the source gas is supplied to the main surface 2A of the buffer layer 2 (the main surface of the base layer) by flowing a source gas such as trimethylgallium in a direction along the surface in a region other than 71.
- a source gas such as trimethylgallium
- drift layer 3 is formed by epitaxial growth on main surface 2A.
- an n-type impurity such as Si can be introduced into the drift layer 3 by adding an appropriate gas (for example, silane) to the source gas.
- the variation in the concentration of the n-type carrier in the radial direction of the substrate 1, that is, the difference between the maximum value and the minimum value is 1.5 ⁇ 10 15 cm ⁇ 3 or less, for example, the flow rate of a gas such as a source gas.
- the flow rate, the temperature of the base layer composed of the substrate 1 and the buffer layer 2 are appropriately adjusted, and the difference in height between the main surface 2A of the buffer layer 2 (the main surface of the base layer) and the upper surface 72 of the susceptor 70 is controlled.
- it can be achieved by suppressing the occurrence of turbulent flow in the gas such as the raw material gas.
- the difference in height between the main surface 2A of the buffer layer 2 and the upper surface 72 of the susceptor 70 is expressed as follows, with the upper direction being positive and the lower direction being negative with respect to the upper surface 72 of the susceptor 70:
- the range of 0.1 mm to 0 mm is preferable, and the range of ⁇ 0.075 mm to ⁇ 0.025 mm is more preferable.
- the variation in the n-type carrier concentration in the radial direction of the substrate 1, that is, the difference between the maximum value and the minimum value can be reliably made 1.5 ⁇ 10 15 cm ⁇ 3 or less.
- an electrode forming step is performed as a step (S40).
- the ohmic electrode 91, the insulating film 81, and the Schottky electrode 92 are formed on the semiconductor stacked body 10 prepared in the above steps (S10) to (S30).
- the insulating film 81 made of an insulator such as silicon oxide or silicon nitride is formed by, for example, CVD (Chemical Vapor Deposition). Insulating film 81 is formed to cover main surface 3 ⁇ / b> A of drift layer 3.
- a mask having an opening at a position corresponding to a region where the opening 82 is to be formed is formed over the insulating film 81, and the insulating film 81 is etched using the mask to form the opening 82.
- Schottky electrode 92 made of a metal capable of making Schottky contact with GaN constituting drift layer 3, such as Ni, is formed so as to fill the formed opening 82, for example.
- an ohmic electrode 91 made of a metal such as Ti that can make ohmic contact with the substrate 1 is formed, for example, by vapor deposition so as to come into contact with the main surface 1B opposite to the side facing the buffer layer 2 of the substrate 1.
- the metal film may be heat-treated at an appropriate temperature.
- a separation step is performed as a step (S50).
- the semiconductor stacked body on which the insulating film 81, the Schottky electrode 92, and the ohmic electrode 91 are formed is separated into each element, for example, by dicing.
- the SBD 100 in the present embodiment is completed by the above procedure (see FIG. 2).
- the difference between the maximum value and the minimum value of the n-type carrier concentration in the drift layer 3 in the radial direction of the substrate 1 is 1.5 ⁇ 10 15 cm ⁇ 3 or less.
- a semiconductor laminate 10 is produced.
- an electrode or the like is formed on the semiconductor laminate 10 in the step (S40), and then separated into each element in the step (S50) to manufacture the SBD 100 which is a semiconductor device.
- the difference between the maximum value and the minimum value of the n-type carrier concentration in the drift layer 3 in the radial direction of the substrate 1 is 1.5 ⁇ 10 15 cm ⁇ 3 or less. Even if the average value of the n-type carrier concentration in the radial direction of the substrate 1 is 1.5 ⁇ 10 16 cm ⁇ 3 or less, the yield can be improved in the production of the SBD 100.
- the semiconductor laminated body 10 which has the structure similar to the said embodiment was prepared (refer FIG. 1). Specifically, by introducing Si or O (oxygen) as an n-type impurity, the substrate 1 made of (0001) Ga-plane GaN having an n-type carrier concentration of 2.5 ⁇ 10 18 cm ⁇ 3 and a diameter of 4 inches. Prepared. A buffer layer 2 having an n-type carrier concentration of 1.0 ⁇ 10 18 cm ⁇ 3 was formed on the substrate 1 by introducing Si as an n-type impurity. Further, a drift layer 3 as a semiconductor layer containing Si as an n-type impurity was formed on the buffer layer 2. This obtained the semiconductor laminated body 10 shown in FIG.
- the average value of the n-type carrier concentration in the drift layer 3 in the radial direction of the substrate 1 was set to 5 ⁇ 10 15 cm ⁇ 3 . Then, by changing the crystal growth conditions when the drift layer 3 is formed, a plurality of semiconductor stacks in which the n-type carrier concentration in the drift layer 3 varies in the radial direction of the substrate 1 (difference between the maximum value and the minimum value). A body 10 was produced.
- the n-type carrier concentration in the drift layer 3 is determined by CV measurement (measuring point area: diameter 200 ⁇ m) at an interval of 10 mm in the radial direction from the center of the substrate within a region excluding the outer peripheral portion 10 mm.
- the horizontal axis represents the variation (difference between the maximum value and the minimum value) of the n-type carrier concentration in the drift layer 3 in the radial direction of the substrate 1.
- the vertical axis represents the yield when the SBD 100 is manufactured from the semiconductor stacked body 10. Referring to FIG. 5, the yield is improved as the variation in n-type carrier concentration is reduced. The yield is drastically improved in the region where the variation is 1.5 ⁇ 10 15 cm ⁇ 3 or less. Further, by setting the variation 0.5 ⁇ 10 15 cm -3 or less (5 ⁇ 10 14 cm -3 or less), have been obtained 40% yield.
- the variation is 0.25 ⁇ 10 15 cm ⁇ 3 or less (2.5 ⁇ 10 14 cm ⁇ 3 or less)
- a yield of 80% or more is obtained.
- the difference between the maximum value and the minimum value of the n-type carrier concentration in the semiconductor layer in the radial direction of the substrate is 1.5 ⁇ 10 15 cm ⁇ 3.
- a semiconductor stacked body, a semiconductor stacked body manufacturing method, and a semiconductor device manufacturing method include: a semiconductor stacked body having a conductivity type of n-type and including a semiconductor layer made of GaN;
- the present invention can be applied particularly advantageously to a method for manufacturing a semiconductor device.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
最初に本発明の実施態様を列記して説明する。本発明の実施形態に係る半導体積層体は、基板を含むベース層と、ベース層上に配置され、導電型がn型のGaNからなる半導体層と、を備えている。そして、この半導体層におけるn型キャリア濃度の、基板の径方向における平均値は1.5×1016cm-3以下であり、最大値と最小値との差は1.5×1015cm-3以下である。
次に、本発明に係る半導体積層体、半導体積層体の製造方法および半導体装置の製造方法の一実施の形態を、以下に図面を参照しつつ説明する。なお、以下の図面において同一または相当する部分には同一の参照番号を付しその説明は繰返さない。
Claims (7)
- 基板を含むベース層と、
前記ベース層上に配置され、導電型がn型のGaNからなる半導体層と、を備え、
前記半導体層におけるn型キャリア濃度の、前記基板の径方向における平均値は1.5×1016cm-3以下であり、最大値と最小値との差は1.5×1015cm-3以下である、半導体積層体。 - 前記ベース層の直径が74mm以上である、請求項1に記載の半導体積層体。
- 前記半導体層はショットキーバリアダイオードのドリフト層として用いられる、請求項1または2に記載の半導体積層体。
- 基板を含むベース層を準備する工程と、
前記ベース層上に、導電型がn型のGaNからなる半導体層を形成する工程と、を備え、
前記半導体層を形成する工程では、n型キャリア濃度の、前記基板の径方向における平均値が1.5×1016cm-3以下、最大値と最小値との差が1.5×1015cm-3以下となるように前記半導体層が形成される、半導体積層体の製造方法。 - 前記ベース層を準備する工程では、直径が74mm以上である前記ベース層が準備される、請求項4に記載の半導体積層体の製造方法。
- 請求項4または5に記載の半導体積層体の製造方法により製造された半導体積層体を準備する工程と、
前記半導体積層体上に電極を形成する工程と、を備えた、半導体装置の製造方法。 - 前記電極を形成する工程では、前記半導体層とショットキー接触する前記電極が形成される、請求項6に記載の半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/315,523 US9825134B2 (en) | 2014-06-13 | 2015-06-02 | Layered semiconductor having base layer including GaN substrate |
JP2016527754A JP6558367B2 (ja) | 2014-06-13 | 2015-06-02 | 半導体積層体、半導体積層体の製造方法および半導体装置の製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-122261 | 2014-06-13 | ||
JP2014122261 | 2014-06-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015190351A1 true WO2015190351A1 (ja) | 2015-12-17 |
Family
ID=54833447
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/065895 WO2015190351A1 (ja) | 2014-06-13 | 2015-06-02 | 半導体積層体、半導体積層体の製造方法および半導体装置の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9825134B2 (ja) |
JP (1) | JP6558367B2 (ja) |
WO (1) | WO2015190351A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022140445A (ja) * | 2020-10-21 | 2022-09-26 | 株式会社サイオクス | 半導体積層物 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009252969A (ja) * | 2008-04-04 | 2009-10-29 | Sumitomo Electric Ind Ltd | サセプタおよび気相成長装置 |
JP2010248021A (ja) * | 2009-04-13 | 2010-11-04 | Hitachi Cable Ltd | 窒化物半導体基板 |
WO2013001014A1 (en) * | 2011-06-30 | 2013-01-03 | Soitec | Method for manufacturing a thick epitaxial layer of gallium nitride on a silicon or similar substrate and layer obtained using said method |
JP2013058626A (ja) * | 2011-09-08 | 2013-03-28 | Advanced Power Device Research Association | 半導体基板の製造方法及び半導体装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000195801A (ja) * | 1998-12-24 | 2000-07-14 | Fujitsu Ltd | 半導体装置の製造方法 |
JP4177124B2 (ja) * | 2002-04-30 | 2008-11-05 | 古河電気工業株式会社 | GaN系半導体装置 |
JP4720125B2 (ja) * | 2004-08-10 | 2011-07-13 | 日立電線株式会社 | Iii−v族窒化物系半導体基板及びその製造方法並びにiii−v族窒化物系半導体 |
JP2009164345A (ja) | 2008-01-07 | 2009-07-23 | Sumitomo Electric Ind Ltd | 半導体デバイスの製造方法 |
JP5453867B2 (ja) * | 2009-03-24 | 2014-03-26 | 株式会社デンソー | ショットキーバリアダイオードを備えた炭化珪素半導体装置およびその製造方法 |
DE102013216195B4 (de) * | 2013-08-14 | 2015-10-29 | Infineon Technologies Ag | Verfahren zur Nachdotierung einer Halbleiterscheibe |
EP3067935A1 (en) * | 2015-03-10 | 2016-09-14 | ABB Technology AG | Power semiconductor rectifier with controllable on-state voltage |
US9530846B2 (en) * | 2015-03-31 | 2016-12-27 | Coorstek Kk | Nitride semiconductor substrate |
-
2015
- 2015-06-02 JP JP2016527754A patent/JP6558367B2/ja active Active
- 2015-06-02 US US15/315,523 patent/US9825134B2/en active Active
- 2015-06-02 WO PCT/JP2015/065895 patent/WO2015190351A1/ja active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009252969A (ja) * | 2008-04-04 | 2009-10-29 | Sumitomo Electric Ind Ltd | サセプタおよび気相成長装置 |
JP2010248021A (ja) * | 2009-04-13 | 2010-11-04 | Hitachi Cable Ltd | 窒化物半導体基板 |
WO2013001014A1 (en) * | 2011-06-30 | 2013-01-03 | Soitec | Method for manufacturing a thick epitaxial layer of gallium nitride on a silicon or similar substrate and layer obtained using said method |
JP2013058626A (ja) * | 2011-09-08 | 2013-03-28 | Advanced Power Device Research Association | 半導体基板の製造方法及び半導体装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022140445A (ja) * | 2020-10-21 | 2022-09-26 | 株式会社サイオクス | 半導体積層物 |
JP7296509B2 (ja) | 2020-10-21 | 2023-06-22 | 住友化学株式会社 | 半導体積層物 |
Also Published As
Publication number | Publication date |
---|---|
JP6558367B2 (ja) | 2019-08-14 |
JPWO2015190351A1 (ja) | 2017-04-20 |
US9825134B2 (en) | 2017-11-21 |
US20170207308A1 (en) | 2017-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6855700B2 (ja) | 半導体装置およびその製造方法 | |
CN108807154B (zh) | 碳化硅外延晶片、碳化硅绝缘栅双极型晶体管及制造方法 | |
JP2017011060A (ja) | ショットキーバリアダイオード | |
JP6065198B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2014060276A (ja) | 炭化珪素半導体装置 | |
US20140252376A1 (en) | Silicon carbide substrate, method for manufacturing same and method for manufacturing silicon carbide semiconductor device | |
US20130119406A1 (en) | Silicon carbide substrate, semiconductor device, and methods for manufacturing them | |
JP5526291B1 (ja) | 半導体装置及びその製造方法 | |
US20160086799A1 (en) | Method of Producing Silicon Carbide Epitaxial Substrate, Silicon Carbide Epitaxial Substrate, and Silicon Carbide Semiconductor Device | |
JP6004561B2 (ja) | 炭化珪素半導体素子の製造方法 | |
JP2010050267A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2019176142A (ja) | 炭化ケイ素内における半導体デバイスの形成 | |
JP2018019047A (ja) | 炭化珪素半導体基板、炭化珪素半導体基板の製造方法、半導体装置および半導体装置の製造方法 | |
JP2012186318A (ja) | 高耐圧半導体装置 | |
JP5715461B2 (ja) | 半導体装置の製造方法 | |
JP2012174895A (ja) | 高耐圧半導体装置 | |
JP2015065316A (ja) | 炭化珪素半導体装置の製造方法 | |
JP6558367B2 (ja) | 半導体積層体、半導体積層体の製造方法および半導体装置の製造方法 | |
US8980732B2 (en) | Method for manufacturing silicon carbide schottky barrier diode | |
JP2022003711A (ja) | 半導体装置 | |
JP2012256670A (ja) | ショットキーダイオードおよびpnダイオード | |
JP5287796B2 (ja) | 半導体装置の製造方法 | |
KR20160121719A (ko) | 전계완화형 플로팅 메탈링을 가진 sic쇼트키 다이오드 및 그 제조방법 | |
JP2015149375A (ja) | ダイオード | |
JP2019047096A (ja) | ダイヤモンド半導体素子 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15806703 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016527754 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15315523 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15806703 Country of ref document: EP Kind code of ref document: A1 |