WO2015008372A1 - Dispositif de traitement arithmétique et procédé de commande dudit dispositif de traitement arithmétique - Google Patents

Dispositif de traitement arithmétique et procédé de commande dudit dispositif de traitement arithmétique Download PDF

Info

Publication number
WO2015008372A1
WO2015008372A1 PCT/JP2013/069604 JP2013069604W WO2015008372A1 WO 2015008372 A1 WO2015008372 A1 WO 2015008372A1 JP 2013069604 W JP2013069604 W JP 2013069604W WO 2015008372 A1 WO2015008372 A1 WO 2015008372A1
Authority
WO
WIPO (PCT)
Prior art keywords
supply voltage
power supply
voltage value
operating frequency
critical path
Prior art date
Application number
PCT/JP2013/069604
Other languages
English (en)
Japanese (ja)
Inventor
健治 井實
Original Assignee
富士通株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士通株式会社 filed Critical 富士通株式会社
Priority to PCT/JP2013/069604 priority Critical patent/WO2015008372A1/fr
Priority to JP2015527120A priority patent/JP6090447B2/ja
Publication of WO2015008372A1 publication Critical patent/WO2015008372A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations
    • G06F11/3062—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations where the monitored property is the power consumption
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to an arithmetic processing unit and a control method for the arithmetic processing unit.
  • Dynamic voltage / frequency control (DVFS: Dynamic Voltage and Frequency Scaling) that dynamically controls the operating frequency (operating clock frequency) and power supply voltage according to processing load, etc. ) For example, in DVFS, if the operating frequency is high, the power supply voltage is set high, and if the operating frequency is low, the power supply voltage is set low.
  • DVFS Dynamic Voltage and Frequency Scaling
  • ⁇ 1> Estimate by simulation.
  • ⁇ 2> Some operating frequencies and power supply voltage values used in DVFS control are measured by actually performing tests, and the remainder is interpolated by calculating from the measurement results.
  • ⁇ 3> All operating frequencies and power supply voltage values used in DVFS control are measured by actually performing tests.
  • a technique has been proposed in which a change in operating speed due to process variation in a semiconductor integrated circuit is measured using a process monitor circuit, and a power supply voltage is corrected according to the process variation based on the measurement result (for example, , See Patent Document 1). Further, a technique has been proposed in which, when determining the operating frequency and power supply voltage of an arithmetic processing unit, a test is dynamically executed, information obtained by the test is manipulated, and stored in a nonvolatile memory (for example, a patent) Reference 2).
  • FIGS. 13A and 13B are diagrams illustrating setting examples of the power supply voltage value with respect to the operating frequency based on the simulation result.
  • a horizontal axis is an operating frequency and a vertical axis
  • shaft is a voltage value.
  • V101 indicates the power supply voltage value with respect to the operating frequency obtained by simulation.
  • V102 indicates a power supply voltage value when the process variation is fast at the time of manufacturing
  • V103 indicates a power supply voltage value when the process variation is at the slow side during manufacturing.
  • the power supply voltage value with respect to the operating frequency is V103.
  • the power supply voltage value for V is V104.
  • the initial setting values of the operating frequency and the power supply voltage value used in the DVFS control in the arithmetic processing device are (F 0 , V 0 ) to (F 5 , V 5 ) shown in FIG.
  • This may include an unnecessarily large margin for the actual performance of the arithmetic processing unit.
  • it is set with respect to the power supply voltage value V102 with respect to the operating frequency when the process variation varies at the time of manufacturing.
  • the supplied power supply voltage value is the most excessive.
  • an appropriate power supply voltage value corresponding to the process variation of each arithmetic processing device cannot be obtained, and wasteful power is consumed. .
  • FIGS. 14A and 14B refer to FIGS. 14A and 14B for a case where a part of the operating frequency and power supply voltage value used in the DVFS control in the arithmetic processing unit is actually tested and measured, and the rest is obtained by calculation based on the measurement result.
  • 14A and 14B are diagrams illustrating setting examples of the power supply voltage value with respect to the operating frequency based on actual measurement.
  • a horizontal axis is an operating frequency and a vertical axis
  • shaft is a voltage value.
  • the marks indicated by triangles indicate the actual performance of the arithmetic processing device (power supply voltage value that operates normally with respect to the operating frequency).
  • the filled triangles indicate the power supply voltage values with respect to the operating frequencies actually measured by the test, and the broken triangles indicate the power supply voltage values with respect to the unmeasured operating frequencies.
  • power supply voltage values V102 and V104 with respect to the operating frequency correspond to power supply voltage values V102 and V104 with respect to the operating frequency shown in FIGS. 13A and 13B.
  • the power supply voltage value for an unmeasured operating frequency is interpolated with a straight line using the power supply voltage value for the measured operating frequency
  • the power supply voltage value for the operating frequency is V201.
  • the critical path in the arithmetic processing device is determined from all the paths of the arithmetic processing device, the characteristics of the operating frequency and power supply voltage of the critical path are generally not linear. Therefore, when the power supply voltage value for the unmeasured operating frequency is interpolated with a straight line using the power supply voltage value for the measured operating frequency, the power supply voltage value to be set shows the actual performance, for example, 1401 shown in FIG. 14A. It may be lower than the power supply voltage value required for obtaining.
  • V202 In order to avoid the malfunction of the arithmetic processing unit due to this, as shown as V202, a margin is set for the power supply voltage with respect to the measured operating frequency, and the power supply voltage value for the unmeasured operating frequency can be obtained by using a margin. Conceivable. However, the arithmetic processing unit consumes wasted power due to this margin.
  • the power supply voltage value measured at the higher operating frequency is used as the power supply voltage value for the unmeasured operating frequency, the operation of the arithmetic processing unit is guaranteed.
  • the power supply voltage value to be set is excessive with respect to the power supply voltage value required for obtaining the actual performance, and wasteful power is consumed. .
  • An object of the present invention is to provide an arithmetic processing device and a control method for the arithmetic processing device that can perform DVFS control in consideration of process variation while suppressing an increase in test time.
  • One aspect of the arithmetic processing device includes a table that sets a plurality of operating frequencies and power supply voltage values used in DVFS control, a critical path monitor circuit that detects a delay change according to a change in the power supply voltage, and a control circuit.
  • the control circuit calibrates the critical path monitor circuit by setting the operating frequency and power supply voltage value obtained by the measurement in the table, and the operation not measured in the table by the calibrated critical path monitor circuit.
  • the power supply voltage value is adjusted with respect to the frequency, and the adjusted power supply voltage value is set in the table.
  • the critical path monitor calibrated with the measured operating frequency and power supply voltage value can suppress an increase in test time by measuring a part of the plurality of operating frequencies and power supply voltage values used in the DVFS control.
  • By adjusting the power supply voltage value with respect to the operating frequency not measured by the circuit it is possible to set the power supply voltage value in consideration of process variations.
  • FIG. 1 is a diagram illustrating a configuration example of an arithmetic processing device according to an embodiment of the present invention.
  • FIG. 2 is a diagram illustrating a configuration example related to DVFS table setting in the present embodiment.
  • FIG. 3 is a diagram illustrating a configuration example of a DVFS table in the present embodiment.
  • FIG. 4 is a diagram illustrating a configuration example of the CPM circuit in the present embodiment.
  • FIG. 5 is a diagram illustrating a configuration example of the control circuit in the present embodiment.
  • FIG. 6 is a flowchart showing an operation example of setting the DVFS table in the present embodiment.
  • FIG. 7 is a flowchart showing an operation example in step S101 shown in FIG. FIG.
  • FIG. 8 is a flowchart showing an operation example in steps S102 and S103 shown in FIG.
  • FIG. 9 is a diagram for explaining timing margin confirmation in the present embodiment.
  • FIG. 10A is a diagram illustrating a data setting example of a DVFS table in the present embodiment.
  • FIG. 10B is a diagram illustrating a data setting example of the DVFS table in the present embodiment.
  • FIG. 10C is a diagram illustrating a data setting example of the DVFS table in the present embodiment.
  • FIG. 10D is a diagram illustrating a data setting example of the DVFS table in the present embodiment.
  • FIG. 10E is a diagram illustrating a data setting example of the DVFS table in the present embodiment.
  • FIG. 10A is a diagram illustrating a data setting example of a DVFS table in the present embodiment.
  • FIG. 10B is a diagram illustrating a data setting example of the DVFS table in the present embodiment.
  • FIG. 10C is a diagram illustrating
  • FIG. 11 is a diagram illustrating another configuration example of the arithmetic processing device according to the present embodiment.
  • FIG. 12 is a diagram illustrating another configuration example of the arithmetic processing device according to the present embodiment.
  • FIG. 13A is a diagram illustrating an example of setting a voltage value with respect to an operating frequency based on a simulation result.
  • FIG. 13B is a diagram illustrating an example of voltage value setting with respect to an operating frequency based on a simulation result.
  • FIG. 14A is a diagram illustrating an example of voltage value setting with respect to an operating frequency based on actual measurement.
  • FIG. 14B is a diagram illustrating an example of voltage value setting with respect to the operating frequency based on actual measurement.
  • FIG. 15 is a diagram illustrating an example of voltage value setting with respect to the operating frequency in DVFS according to the present embodiment.
  • FIG. 1 shows a CPU (Central Processing Unit) as an arithmetic processing unit according to an embodiment of the present invention. It is a figure which shows the structural example of Processing Unit.
  • the CPU 10 includes a CPU core 11, a DVFS table 12, a control circuit 14, a frequency control unit 15, a scan control unit 17, and a memory 18.
  • the CPU core 11 is supplied with the power supply voltage vdd-c from the voltage control unit 19, operates using the clock signal clk-c supplied from the frequency control unit 15 as an operation clock, and reads a program stored in the memory 18 or the like. And execute.
  • the CPU core 11 includes a critical path monitor (CPM) circuit 13 that detects a delay change (delay change) in accordance with a change in the power supply voltage vdd-c.
  • CCM critical path monitor
  • the DVFS table 12 is a table for setting an operation frequency and a power supply voltage value used in dynamic voltage / frequency control (DVFS: Dynamic Voltage and Frequency Frequency Scaling) for the CPU core 11.
  • the DVFS table 12 stores information on a set of a plurality of operating frequencies and power supply voltage values used in DVFS control. Each set of information includes an operating frequency used in DVFS control, a power supply voltage value for the operating frequency, information indicating the state of the power supply voltage value, a calibration group of the CPM circuit 13, and a calibration value.
  • the control circuit 14 performs various controls related to DVFS control for the CPU core 11. For example, the control circuit 14 performs control of the DVFS table 12, control of the CPM circuit 13, and setting control of the clock signal clk-c and the power supply voltage vdd-c supplied to the CPU core 11.
  • the frequency control unit 15 receives the clock signal CPU CLK and the frequency setting signal fset from the control circuit 14.
  • the frequency control unit 15 controls the multiplication rate (or division ratio) according to the frequency setting signal fset, and generates the clock signal clk-c having the frequency according to the frequency setting signal fset based on the clock signal CPU CLK. And output.
  • the frequency controller 15 is, for example, a PLL (Phase Locked Loop) circuit.
  • the scan control unit 17 controls the scan operation in the CPU 10.
  • the data read from the memory 18 can be written into the DVFS table 12 by the scan shift operation under the control of the scan control unit 17.
  • the memory 18 is, for example, a nonvolatile memory, and stores a program executed by the CPU 11 and initial setting values of the DVFS table 12.
  • the voltage control unit 19 generates and outputs a power supply voltage vdd-c having a voltage value corresponding to the voltage setting signal vset from the control circuit 14 based on the supplied power.
  • the voltage control unit 19 is, for example, a VRM (Voltage Regulator Module) or a DC-DC converter that performs voltage control.
  • the voltage control unit 19 is provided outside the CPU 10, but may be provided inside the CPU 10.
  • a signal tb_wt is a write control signal related to the DVFS table 12
  • a signal tb_sel is a control signal for selecting a set of data (information) in the DVFS table 12.
  • the signal tb_rd is a read control signal related to the DVFS table 12
  • the signal tb_scan is a scan signal for the DVFS table 12.
  • the signal req is a request signal for performing the setting operation of the DVFS table 12, the frequency setting and the voltage setting by the data value in the DVFS table 12, and referring to the DVFS table 12.
  • the signal info is a response signal to the setting request to the DVFS table 12 (setting status, data in the DVFS table 12, etc.).
  • the signal ctr is a control signal for the control circuit 14.
  • the signal cpm_ctr is a control signal for starting and calibrating the CPM circuit 13, and the signal cpm_dly is a timing margin information signal obtained by the operation of the CPM circuit 13.
  • the signal scan is a signal related to data setting by the scan shift operation.
  • FIG. 2 is a diagram showing a configuration example relating to the DVFS table setting in the CPU 10 shown in FIG.
  • a set of the operating frequency and the power supply voltage value measured by actually performing a test is set as an initial value at the time of startup, and the rest is obtained by simulation.
  • a set of the operating frequency and the power supply voltage value is set.
  • the control circuit 14 sets the operating frequency and the power supply voltage value obtained by the measurement and performs the calibration process for the CPM circuit 13.
  • the control circuit 14 diverts the calibration value obtained by the calibration process as a calibration value of a set of the operating frequency and the power supply voltage value obtained by simulation (not measured) and uses the CPM circuit 13. Obtain an appropriate power supply voltage value for the operating frequency that is not being measured.
  • the DVFS table 12 is a table for setting an operating frequency and a power supply voltage value used in DVFS control, and has a plurality of register arrays including a selection decoder 21 and registers 22 to 26 as shown in FIG.
  • FIG. 3 is a diagram showing a configuration example of the DVFS table 12 in the present embodiment. 3, components having the same functions as those shown in FIGS. 1 and 2 are denoted by the same reference numerals.
  • the register 22 is a register that stores an operating frequency used in DVFS control
  • the register 23 is a register that stores a power supply voltage value corresponding to the operating frequency stored in the register 22.
  • the register 24 is a flag register indicating the state of the power supply voltage value stored in the register 23. Examples of the state of the power supply voltage value include a simulation value, an actual measurement value, and a correction value.
  • the register 25 is a register indicating a calibration group of the CPM circuit 13
  • the register 26 is a register for storing a calibration value of the CPM circuit 13.
  • Each register 22 to 26 is combined to form one register group, and each register group includes an operating frequency, a power supply voltage value, a power supply voltage value state used in DVFS control, a calibration group of the CPM circuit 13 and a calibration. Stores the value.
  • the register group (a set of registers 22 to 26) can be arbitrarily selected by selection according to the control signal tb_sel by the selection decoder 21.
  • the registers 22 to 26 in the DVFS table 12 include a signal tb_wt related to write data / control, a signal tb_sel related to selection / control of a register set, and a signal tb_rd related to read data / control from the control circuit 14.
  • a signal tb_wt related to write data / control
  • a signal tb_sel related to selection / control of a register set
  • tb_rd related to read data / control from the control circuit 14.
  • the CPM circuit 13 is a circuit that detects a delay change (delay change) in accordance with a change in the power supply voltage vdd-c.
  • the pulse generator 31, the offset unit 32, the critical path unit 33, the logic It has a product (AND) operation unit 35, a conversion unit 36, and a margin information signal output unit 39.
  • FIG. 4 is a diagram illustrating a configuration example of the CPM circuit 13 in the present embodiment. 4, components having the same functions as those shown in FIGS. 1 and 2 are denoted by the same reference numerals.
  • the pulse generator 31 generates and outputs a pulse signal for timing margin observation in the CPM circuit 13 based on the enable signal enable included in the signal cpm_ctr from the control circuit 14.
  • the offset unit 32 adds a time offset (delay) to the pulse signal generated by the pulse generation unit 31 based on the calibration signal calib included in the signal cpm_ctr from the control circuit 14.
  • the devices of the plurality of replica paths 34-1, 34-2,..., 34-n of the critical path unit 33 are affected by process variations including the devices in the CPU 10, but an offset is added by the offset unit 32. Thus, the timing margin index can be adjusted.
  • the critical path unit 33 has a plurality of replica paths 34-1, 34-2,..., 34-n (n is an integer of 2 or more), and an input pulse signal is input to each replica path 34-1, 34. Propagate at -2, ..., 34-n and output.
  • the replica paths 34-1, 34-2,..., 34-n have different circuit configurations, but the delays in each path are matched.
  • the AND operation unit 35 performs an AND operation on outputs from the plurality of replica paths 34-1, 34-2,..., 34-n of the critical path unit 33, and outputs an operation result. That is, when the AND operation unit 35 detects that the propagated pulse signal is output from all of the replica paths 34-1, 34-2,..., 34-n, the AND operation unit 35 asserts the output. That is, the AND operation unit 35 detects a delay in the worst path among the plurality of replica paths 34-1, 34-2,..., 34-n.
  • the conversion unit 36 includes a plurality of delay circuits 37-1, 37-2,..., And a plurality of flip-flops 38-1, 38-2, ... 38-m (m is an integer of 2 or more).
  • the delay circuits 37-1, 37-2,... are connected in cascade (cascade connection).
  • the output of the AND operation unit 35 is input to the delay circuit 37-1 and the flip-flop 38-1 in the first stage.
  • Each of the flip-flops 38-1, 38-2,..., 38-m takes the input in synchronization and outputs it.
  • the margin information signal output unit 39 generates and outputs a margin information signal cpm_dly based on the plurality of flip-flops 38-1, 38-2,.
  • the control circuit 14 is a circuit that performs various controls related to DVFS control, and includes a DVFS table setting operation control unit 41, a DVFS table control unit 42, and a CPM control unit 43, as shown in FIG.
  • FIG. 5 is a diagram illustrating a configuration example of the control circuit 14 in the present embodiment. In FIG. 5, components having the same functions as those shown in FIGS. 1 and 2 are denoted by the same reference numerals.
  • the DVFS table setting operation control unit 41 controls the operation related to the setting of the DVFS table 12.
  • the DVFS table setting operation control unit 41 includes a sequence control unit 44, a frequency setting register 45, a voltage value setting register 46, a margin confirmation unit 47, a voltage value increase / decrease control unit 48, and a table update data generation unit 49.
  • the sequence control unit 44 controls the calibration operation of the CPM circuit 13 in the setting of the DVFS table 12 and the setting operation of the power supply voltage value using the CPM circuit 13.
  • the frequency setting register 45 is a register indicating a set value of the operating frequency of the apparatus under DVFS control.
  • the frequency setting register 45 is set with the operating frequency setting value read from the DVFS table 12 via the DVFS table control unit 42 and outputs a frequency setting signal fset corresponding to the setting value.
  • the voltage value setting register 46 is a register that indicates a setting value of the power supply voltage of the apparatus under DVFS control.
  • the voltage value setting register 46 sets a power supply voltage setting value read from the DVFS table 12 via the DVFS table control unit 42 or a power supply voltage setting value determined by the timing margin information signal cpm_dly from the CPM circuit 13. Then, a voltage setting signal vset corresponding to the set value is output.
  • the margin confirmation unit 47 determines a margin at the time of DVFS control based on the timing margin information signal cpm_dly from the CPM circuit 13. The margin confirmation unit 47 determines whether to calibrate the CPM circuit 13 based on the timing margin information signal cpm_dly during the calibration operation of the CPM circuit 13. Further, the margin confirmation unit 47 determines the margin of the voltage value from the timing margin information signal cpm_dly and the allowable value when adjusting the power supply voltage value using the CPM circuit 13.
  • the voltage value increase / decrease control unit 48 performs increase / decrease control on the set value of the power supply voltage based on the determination result of the margin confirmation unit 47 when the power supply voltage value is adjusted using the CPM circuit 13.
  • the table update data generation unit 49 generates update data to be written to the DVFS table 12 in the calibration operation of the CPM circuit 13 or the power supply voltage value setting operation using the CPM circuit 13.
  • the table update data generation unit 49 generates, for example, a power supply voltage value, a state of the power supply voltage value, and a calibration value.
  • the DVFS table control unit 42 controls writing and reading of data with respect to the DVFS table 12.
  • the DVFS table control unit 42 includes a write / read control unit 50 and registers 51 and 52. Based on the signal from the DVFS table setting operation control unit 41, the write / read control unit 50 generates and outputs a signal tb_sel for selecting a data set of the DVFS table 12 for writing and reading data.
  • the register 51 is a register that holds write data to the DVFS table 12
  • the register 52 is a register that holds read data from the DVFS table 12.
  • the CPM control unit 43 controls the operation of the CPM circuit 13.
  • the CPM control unit 43 includes a circuit operation control unit 54 and a calibration control unit 55.
  • the circuit operation control unit 54 controls the activation of the CPM circuit 13 according to the activation signal cpm_enb from the DVFS table setting operation control unit 41.
  • the calibration control unit 55 generates and outputs a calibration value of the CPM circuit 13 in accordance with the output of the margin confirmation unit 47 of the DVFS table setting operation control unit 41.
  • FIG. 6 is a flowchart showing an operation example of setting the DVFS table in the present embodiment.
  • each process shown in FIG. 6 performs the process of step S101 at the time of a test, and performs the process of step S102 and S103 at the time of starting of an apparatus after that.
  • a test that is actually operated by the test apparatus is performed by the CPU 10 as an arithmetic processing unit, and a power supply voltage value that operates normally is obtained by measurement with respect to the operating frequency in the DVFS control (S101).
  • the actual measurement of the power supply voltage value by the test in step S101 is performed not for all the operating frequencies that can be controlled in the DVFS control but for some operating frequencies. In this way, it is possible to suppress an increase in test time by performing tests for some operating frequencies instead of performing tests for all operating frequencies.
  • the power supply voltage value with respect to the operating frequency measured by performing the test is stored in an arbitrary storage device or the like in association with the CPU 10 to be measured.
  • the control circuit 14 sets the operating frequency and power supply voltage value (actual measurement value) measured in step S101, and performs calibration processing of the CPM circuit 13 (S102).
  • the calibration value of the CPM circuit 13 for the set of the measured operating frequency and power supply voltage value is obtained.
  • the control circuit 14 writes the obtained calibration value of the CPM circuit 13 in the DVFS table 12.
  • the control circuit 14 can be used for the same group in the DVFS table 12.
  • a calibration value is also written to a set of operating frequency and power supply voltage value that has not been measured.
  • the control circuit 14 sets an operating frequency and a power supply voltage value (simulation value) that are not measured, and uses the CPM circuit 13 to obtain a power supply voltage value that operates normally with respect to the operating frequency ( S103).
  • the control circuit 14 optimizes the power supply voltage value with respect to the operating frequency based on the timing margin information from the CPM circuit 13 calibrated with the calibration value obtained in step S102. In this way, by obtaining the power supply voltage value with respect to the operating frequency using the CPM circuit 13 calibrated with the actually measured values, it is possible to obtain the power supply voltage value in consideration of process variations in the target CPU 10.
  • the control circuit 14 writes the obtained power supply voltage value and the like in the DVFS table 12. As described above, the power supply voltage value with respect to the operating frequency in the DVFS control is set.
  • FIG. 7 is a flowchart showing an operation example in step S101 shown in FIG.
  • a test of the CPU 10 as the arithmetic processing apparatus is started at a part of the operation frequency used in the DVFS control with the operation frequency and the power supply voltage estimated by the simulation (S201). Then, by performing a test while changing the power supply voltage value with the test apparatus, the power supply voltage value that operates normally with respect to the operating frequency is measured including the margin (S202).
  • the power supply voltage value for the operating frequency measured in the test is stored in an arbitrary storage device or the like in association with the CPU 10 as the measurement target (S203). .
  • the power supply voltage value including the margin can be obtained by measurement for a part of the operating frequency used in the DVFS control.
  • FIG. 8 is a flowchart showing an operation example in steps S102 and S103 shown in FIG.
  • steps S301 to S307 correspond to the operation at step S102 shown in FIG. 6
  • steps S308 to S314 correspond to the operation at step S103 shown in FIG.
  • the DVFS table setting operation control unit 41 of the control circuit 14 performs a scan shift operation according to the signals scan and ctr, and sets data in the DVFS table 12 via the signal tb_scan (S301). ).
  • the data set in the DVFS table 12 includes the operating frequency used in DVFS control, the power supply voltage value (simulation value, actual measurement value), the state of the power supply voltage value, the calibration group of the CPM circuit 13, and the calibration value (initial value). Is undefined).
  • the sequence control unit 44 of the DVFS table setting operation control unit 41 reads the data of the DVFS table 12 via the DVFS table control unit 42 and confirms the information in the table 12 (S302). As a result of checking the flag indicating the state of the power supply voltage value of the read data, if the power supply voltage value is an actual measurement value, the sequence control unit 44 determines the operating frequency and the power supply voltage value (actual measurement) of the data read from the DVFS table 12. Value) is set in the frequency setting register 45 and the voltage value setting register 46 (S303). The DVFS table setting operation control unit 41 uses the signal ctr to set the clock signal clk-c and the power supply voltage vdd-c supplied to the CPU core 11 and confirm that they are set correctly.
  • the CPM control unit 43 calibrates the CPM circuit 13 via the signal cpm_ctr. For example, as shown in FIG. 9, the CPM control unit 43 changes the calibration value of the CPM circuit 13 so that the edge where the output value of the conversion unit 36 of the CPM circuit 13 is changing becomes the center (S304).
  • the DVFS table setting operation control unit 41 When the calibration of the CPM circuit 13 is completed, the DVFS table setting operation control unit 41 writes the obtained calibration value into the DVFS table 12 via the DVFS table control unit 42 (S305). At this time, the DVFS table setting operation control unit 41 performs the same calibration for the set of the operating frequency and the power supply voltage value of the same calibration group in addition to the set of the operating frequency and the power supply voltage value of the actual measurement value to be processed. Write the action value. Further, the DVFS table setting operation control unit 41 sets a flag indicating the state of the power supply voltage value in the set of the operation frequency and the power supply voltage value of the actually measured value to be processed to be calibrated (S306).
  • the sequence control unit 44 determines whether or not the DVFS table 12 includes a set of the actual operation frequency and the power supply voltage value that require calibration of the CPM circuit 13 (S307).
  • the sequence control unit 44 does not calibrate the CPM circuit 13 based on the data read from the DVFS table 12, that is, the operation of the actual measurement value in which the flag indicating the state of the power supply voltage value is not calibrated. It is determined whether there is a set of frequency and power supply voltage value.
  • step S303 if there is a set of the measured operating frequency and power supply voltage value that require calibration of the CPM circuit 13, the process returns to step S303 to perform the above-described operation.
  • step S308 if there is no set of the measured operating frequency and power supply voltage value that require calibration of the CPM circuit 13, the process proceeds to step S308. In this way, the calibration of the CPM circuit 13 is performed while confirming the flag indicating the state of the power supply voltage value for each set of the operating frequency and the power supply voltage value in the DVFS table 12, so that the operation of the DVFS table 12 is performed. It is possible to set the calibration value of the CPM circuit 13 for all sets of frequency and power supply voltage value.
  • the sequence control unit 44 reads the data in the DVFS table 12 via the DVFS table control unit 42 and checks the flag indicating the state of the power supply voltage value of the read data (S308). Then, the sequence control unit 44 determines whether or not the DVFS table 12 includes a combination of the operating frequency and the power supply voltage value of the simulation value in which the flag indicating the state of the power supply voltage value has not been calibrated ( S309).
  • the sequence control unit 44 sets the operating frequency and power supply voltage value (simulation value) to the frequency setting register 45 and the voltage value setting. It is set in the register 46 (S310).
  • the DVFS table setting operation control unit 41 uses the signal ctr to set the clock signal clk-c and the power supply voltage vdd-c supplied to the CPU core 11 and confirm that they are set correctly.
  • the CPM control unit 43 operates the CPM circuit 13 via the signal cpm_ctr. At this time, the calibration value of the CPM circuit 13 that has been set in the DVFS table 12 is applied.
  • the margin confirmation unit 47 of the DVFS table setting operation control unit 41 confirms the timing margin for the operation frequency set by the signal cpm_dly (S311).
  • the DVFS table setting operation control unit 41 determines whether or not calibration of the power supply voltage value is necessary (S312). The DVFS table setting operation control unit 41 determines that the power supply voltage value needs to be calibrated when the confirmed timing margin exceeds a predetermined allowable value, and if not, the power supply voltage value need not be calibrated. Judge.
  • the voltage value increase / decrease control unit 48 of the DVFS table setting operation control unit 41 reduces the power supply voltage value if the timing margin is greater than or equal to an allowable value. If the timing margin is less than the allowable value, the power supply voltage value is increased and set in the voltage value setting register 46. Then, by checking the timing margin again, the DVFS table setting operation control unit 41 adjusts the power supply voltage value with respect to the set operating frequency (S313). For example, as shown in FIG. 9, the power supply voltage value is changed so that the edge where the output value of the conversion unit 36 of the CPM circuit 13 is changing becomes the center.
  • the DVFS table setting operation control unit 41 writes the power supply voltage value set in the voltage value setting register 46 to the DVFS table 12 via the DVFS table control unit 42.
  • a flag indicating the state of the power supply voltage value is set to have been calibrated (S314).
  • the power supply voltage value is adjusted repeatedly until there is no longer the combination of the operating frequency and the power supply voltage value of the simulation value for which the flag indicating the state of the power supply voltage value has not been calibrated, and the DVFS table 12
  • the operating frequency and power supply voltage value are set for all of the sets.
  • the DVFS table setting operation control unit 41 notifies the CPU core 11 that the data of the DVFS table 12 has been determined by the signal info.
  • the DVFS table setting operation control unit 41 sets the operation of setting the DVFS table 12 using the signal info.
  • the CPU core 11 may be notified that a problem has occurred. Further, by holding the data of the set DVFS table 12 in a nonvolatile storage device or the like, the calibration of the CPM circuit 13 or the power supply voltage value using the CPM circuit 13 at the time of starting again is obtained. It is possible to omit the operation related to the adjustment.
  • FIG. 10A to FIG. 10E are diagrams showing examples of data changes in the DVFS table 12 due to operations related to the setting of the DVFS table described above.
  • the operating frequency Find for each tap of the index ind (ind is 0, 1, 2,..., Mid-x,..., Mid,..., Max-2, Max-1, Max).
  • the power supply voltage value Vind_sim, Vind_tst, or Vind_cpm, the state of the power supply voltage value, the calibration group of the CPM circuit 13, and the calibration value are stored.
  • the power supply voltage value is indicated by Vind_sim
  • the simulation value is indicated by Vind_tst
  • the correction value obtained by using the CPM circuit 13 is indicated by Vind_cpm.
  • the calibration group of the CPM circuit 13 belongs to the 0th group when the index ind is 0 to 2
  • the setting value where the index ind is Mid-x to Mid is It is assumed that the set values belonging to the second group and the index ind Max-2 to Mid belong to the third group.
  • all the power supply voltage values for the operating frequency Find are Vind_sim, which is a simulation value, and the flag indicating the state of the power supply voltage value is “00” indicating the simulation value.
  • Vind_sim which is a simulation value
  • the flag indicating the state of the power supply voltage value is “00” indicating the simulation value.
  • power supply voltage values for the measured operating frequencies F0, Fmid, and Fmax are measured values V0_tst, Vmid_tst, and Vmax_tst, respectively.
  • the flag indicating the state of the power supply voltage value is “10” indicating the actual measurement value.
  • the same calibration value is written to the same calibration group. For example, the calibration value “zzzzzzz” obtained by the calibration of the CPM circuit 13 performed by setting the measured operating frequency F0 and the power supply voltage value V0_tst is set as the zeroth group calibration value.
  • the calibration value “yyyyyyyyy” obtained by setting the measured operating frequency Fmid and the power supply voltage value Vmid_tst is set as the calibration value of the second group, and set to the measured operating frequency Fmax and the power supply voltage value Vmax_tst.
  • the obtained calibration value “xxxxxxxx” is set as the third group calibration value.
  • the power supply voltage value is adjusted as shown in FIG. 10E.
  • the power supply voltage values for the operating frequencies F1, F2, Fmid-x, Fmax-2, Fmax-1, etc. become the correction values V1_cpm, V2_cpm, Vmid-x_cpm, Vmax-2_cpm, Vmax-1_cpm, and the power supply voltage value
  • the flag indicating the state is “01” indicating the correction value (calibrated).
  • information indicating the state of the power supply voltage value and information relating to calibration of the CPM circuit 13 are set in the DVFS table 12. Then, for some of the plurality of operating frequencies and power supply voltage values used in the DVFS control, an actual test is performed to measure the power supply voltage values for the operating frequencies, and the power supply voltage values for the operating frequencies that are not measured are processed at the time of startup. This makes it possible to suppress an increase in test time. Further, as shown in FIG. 15, the power supply voltage value with respect to the unmeasured operating frequency is adjusted by using the CPM circuit 13 calibrated by the measured operating frequency and the power supply voltage value. Accordingly, an optimized power supply voltage value can be set, and the power performance can be improved.
  • FIG. 15 is a diagram showing a setting example of the power supply voltage value with respect to the operating frequency in the present embodiment.
  • the horizontal axis is the operating frequency
  • the vertical axis is the voltage value.
  • power supply voltage values V102 and V104 with respect to the operating frequency correspond to power supply voltage values V102 and V104 with respect to the operating frequency shown in FIGS. 13A and 13B.
  • Cal0, Cal3, and Cal5 are calibration values obtained by calibrating the CPM circuit 13 with the power supply voltage values for the operating frequencies F0, F3, and F5 actually measured in the test. Further, a mark indicated by a square indicates a power supply voltage value at which the edge of the output of the CPM circuit 13 before the calibration of the CPM circuit 13 is centered.
  • the operation related to the setting of the DVFS table 12 is controlled by the control circuit 14, but is not limited to this.
  • a register for holding a value may be arranged in the control circuit 14, and the operation related to the setting may be controlled by executing a program read from the memory 18 or the like by the CPU core 11.
  • FIG. 11 is a diagram illustrating another configuration example of the arithmetic processing device according to the present embodiment.
  • FIG. 11 shows a configuration example related to the DVFS table setting.
  • components having the same functions as those shown in FIGS. 1 to 5 are denoted by the same reference numerals.
  • the worst path detection unit 56 is provided in the CPM control unit 43, and the worst path detection unit 56 has timing margin information with the lowest timing margin among the plurality of CPM circuits 13-1, 13-2, 13-3,. That is, the worst path timing margin information is detected and output to the margin confirmation unit 47. Thereby, it is possible to set the DVFS table 12 as in the above-described embodiment.
  • FIG. 12 is a diagram illustrating another configuration example of the arithmetic processing device according to the present embodiment.
  • FIG. 12 illustrates a configuration example related to the DVFS table setting. 12, components having the same functions as those shown in FIGS. 1 to 5 are given the same reference numerals.
  • the DVFS table 12-1, the CPM circuit 13-1, and the control circuit 14-1 are combined, and the DVFS table 12-2, the CPM circuit 13-2, and the control circuit 14-2 are combined.
  • the DVFS table 12-3, the CPM circuit 13-3, and the control circuit 14-3 are used as a set, and the DVFS table setting operation described above may be performed independently for each set.
  • this embodiment can be realized by an arithmetic processing device having, for example, a CPU (or MPU) and a memory executing a program stored in the memory or the like, and the program is included in the embodiment of the present invention.
  • a recording medium on which the program is recorded is included in an embodiment of the present invention.
  • the recording medium for recording the program for example, a CD-ROM, a flexible disk, a hard disk, a magnetic tape, a magneto-optical disk, a nonvolatile memory card, or the like can be used.
  • an arithmetic processing unit that performs DVFS control it is possible to suppress an increase in test time for measuring the operating frequency and power supply voltage value used in DVFS control, and an optimum power supply voltage value corresponding to process variations can be set. This makes it possible to perform DVFS control.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Microcomputers (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

Le dispositif de traitement arithmétique d'après la présente invention comprend : une table de mise à l'échelle dynamique de fréquences et de tensions (DVFS) dans laquelle sont paramétrées de multiples fréquences de fonctionnement et valeurs de tension d'alimentation utilisées pour commander la DVFS ; un circuit de surveillance de chemin critique (CPM) permettant de détecter une variation de retard en fonction d'une variation de tension d'alimentation ; et un circuit de commande permettant de commander des opérations visant à configurer la table de DVFS. Le circuit de commande étalonne le circuit CPM en paramétrant dans la table les fréquences de fonctionnement et les valeurs de tension d'alimentation mesurées, ajuste dans la table les valeurs de tension d'alimentation correspondant à des fréquences de fonctionnement non mesurées en utilisant le circuit CPM étalonné et paramètre dans la table les valeurs de tension d'alimentation ajustées. Par conséquent, tout prolongement du temps d'essai est éliminé et la commande de DVFS est exécutée en utilisant les valeurs de tension d'alimentation appropriées en fonction des variations du processus.
PCT/JP2013/069604 2013-07-19 2013-07-19 Dispositif de traitement arithmétique et procédé de commande dudit dispositif de traitement arithmétique WO2015008372A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/JP2013/069604 WO2015008372A1 (fr) 2013-07-19 2013-07-19 Dispositif de traitement arithmétique et procédé de commande dudit dispositif de traitement arithmétique
JP2015527120A JP6090447B2 (ja) 2013-07-19 2013-07-19 演算処理装置及び演算処理装置の制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2013/069604 WO2015008372A1 (fr) 2013-07-19 2013-07-19 Dispositif de traitement arithmétique et procédé de commande dudit dispositif de traitement arithmétique

Publications (1)

Publication Number Publication Date
WO2015008372A1 true WO2015008372A1 (fr) 2015-01-22

Family

ID=52345865

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2013/069604 WO2015008372A1 (fr) 2013-07-19 2013-07-19 Dispositif de traitement arithmétique et procédé de commande dudit dispositif de traitement arithmétique

Country Status (2)

Country Link
JP (1) JP6090447B2 (fr)
WO (1) WO2015008372A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10411683B2 (en) 2016-12-19 2019-09-10 Fujitsu Limited Information processing device, information processing method, and computer-readable recording medium
CN114546090A (zh) * 2022-02-21 2022-05-27 上海壁仞智能科技有限公司 自适应电压频率调整方法和装置
CN115328248A (zh) * 2022-08-17 2022-11-11 上海燧原科技有限公司 一种集成电路的电压自适应调节方法、装置及电子设备
CN117555738A (zh) * 2024-01-09 2024-02-13 悦芯科技股份有限公司 一种用于存储器ft测试的dps电源板卡

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002359289A (ja) * 2001-03-29 2002-12-13 Mitsubishi Electric Corp プロセスモニタ回路を備えた半導体装置、その試験方法、並びにその製造方法
JP2004070805A (ja) * 2002-08-08 2004-03-04 Fujitsu Ltd 内部電源電圧が制御される半導体集積回路
JP2008098322A (ja) * 2006-10-11 2008-04-24 Nec Corp 最適制御システム、ｌｓｉ最適制御回路及びそれに用いるｌｓｉ最適制御方法
JP2012212291A (ja) * 2011-03-31 2012-11-01 Sony Corp 情報処理装置、情報処理システム、情報処理装置の制御方法、および、プログラム
JP2013025508A (ja) * 2011-07-19 2013-02-04 Fujitsu Ltd 情報処理装置、制御プログラムおよび制御方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002359289A (ja) * 2001-03-29 2002-12-13 Mitsubishi Electric Corp プロセスモニタ回路を備えた半導体装置、その試験方法、並びにその製造方法
JP2004070805A (ja) * 2002-08-08 2004-03-04 Fujitsu Ltd 内部電源電圧が制御される半導体集積回路
JP2008098322A (ja) * 2006-10-11 2008-04-24 Nec Corp 最適制御システム、ｌｓｉ最適制御回路及びそれに用いるｌｓｉ最適制御方法
JP2012212291A (ja) * 2011-03-31 2012-11-01 Sony Corp 情報処理装置、情報処理システム、情報処理装置の制御方法、および、プログラム
JP2013025508A (ja) * 2011-07-19 2013-02-04 Fujitsu Ltd 情報処理装置、制御プログラムおよび制御方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
HIROSHI SASAKI ET AL.: "Dynamic Voltage Scaling Method Based on Statistical Analysis", TRANSACTIONS OF INFORMATION PROCESSING SOCIETY OF JAPAN, vol. 47, no. SIG18(, 15 November 2006 (2006-11-15), INFORMATION PROCESSING SOCIETY OF JAPAN, pages 80 - 91, Retrieved from the Internet <URL:http://ci.nii.ac.jp/naid/110004862639> [retrieved on 20130827] *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10411683B2 (en) 2016-12-19 2019-09-10 Fujitsu Limited Information processing device, information processing method, and computer-readable recording medium
CN114546090A (zh) * 2022-02-21 2022-05-27 上海壁仞智能科技有限公司 自适应电压频率调整方法和装置
CN115328248A (zh) * 2022-08-17 2022-11-11 上海燧原科技有限公司 一种集成电路的电压自适应调节方法、装置及电子设备
CN117555738A (zh) * 2024-01-09 2024-02-13 悦芯科技股份有限公司 一种用于存储器ft测试的dps电源板卡
CN117555738B (zh) * 2024-01-09 2024-04-05 悦芯科技股份有限公司 一种用于存储器ft测试的dps电源板卡

Also Published As

Publication number Publication date
JP6090447B2 (ja) 2017-03-08
JPWO2015008372A1 (ja) 2017-03-02

Similar Documents

Publication Publication Date Title
JP5175728B2 (ja) 試験装置、調整方法および調整プログラム
KR101374465B1 (ko) 시험 장치 및 시험 방법
JP6090447B2 (ja) 演算処理装置及び演算処理装置の制御方法
JP2008021309A (ja) セルフテスト機能のあるメモリコントローラ及びそれをテストする方法
US8046601B1 (en) Closed loop voltage control using adjustable delay lines
TW201706990A (zh) 用於高速記憶體介面之低功率時脈
JP2010108217A (ja) メモリインターフェース及びメモリインターフェースの動作方法
JP2007072699A (ja) インターフェイス回路
KR20120003927A (ko) 적응형 전압 스케일링
TWI352996B (en) Tester for testing semiconductor device
US7739572B2 (en) Tester for testing semiconductor device
KR100857450B1 (ko) 반도체 메모리 장치의 출력 인에이블 신호 생성 회로 및방법
JP2011170516A (ja) メモリコントローラ、半導体記憶装置およびこれらを備えるメモリシステム
US8135968B2 (en) Semiconductor apparatus including power management integrated circuit
JPWO2009028034A1 (ja) 電子デバイスおよび診断装置
CN111357052B (zh) 直接测量延迟校准方法和设备
JP4849996B2 (ja) 遅延回路、試験装置、プログラム、半導体チップ、イニシャライズ方法、および、イニシャライズ回路
KR20110121185A (ko) 반도체 메모리 장치
CN116615703A (zh) 任务模式Vmin预测和校准
JP2011066317A (ja) 半導体装置
JP2010123807A (ja) 半導体集積回路および電源電圧制御方式
JP2010252444A (ja) 電源管理装置、電源管理方法、及び電源管理プログラム
JP2011010178A (ja) 通信装置
JPWO2009139101A1 (ja) 電子機器システム、および半導体集積回路のコントローラ
JP2005011451A (ja) 試験装置、及びプログラム

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13889402

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2015527120

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13889402

Country of ref document: EP

Kind code of ref document: A1