WO2009139417A1 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- WO2009139417A1 WO2009139417A1 PCT/JP2009/058927 JP2009058927W WO2009139417A1 WO 2009139417 A1 WO2009139417 A1 WO 2009139417A1 JP 2009058927 W JP2009058927 W JP 2009058927W WO 2009139417 A1 WO2009139417 A1 WO 2009139417A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- main surface
- groove
- wafer
- semiconductor device
- layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 137
- 238000004519 manufacturing process Methods 0.000 title claims description 86
- 238000000034 method Methods 0.000 title claims description 59
- 239000000758 substrate Substances 0.000 claims abstract description 56
- 238000005520 cutting process Methods 0.000 claims abstract description 28
- 239000010410 layer Substances 0.000 claims description 151
- 238000005530 etching Methods 0.000 claims description 41
- 239000002344 surface layer Substances 0.000 claims description 33
- 238000000926 separation method Methods 0.000 claims description 28
- 238000002955 isolation Methods 0.000 claims description 26
- 229910052782 aluminium Inorganic materials 0.000 claims description 25
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 25
- 230000002093 peripheral effect Effects 0.000 claims description 25
- 239000012535 impurity Substances 0.000 claims description 14
- 150000002500 ions Chemical class 0.000 claims description 14
- 230000004913 activation Effects 0.000 claims description 13
- 229920002120 photoresistant polymer Polymers 0.000 claims description 13
- 238000001312 dry etching Methods 0.000 claims description 10
- 238000002161 passivation Methods 0.000 claims description 8
- 239000011229 interlayer Substances 0.000 claims description 7
- 230000001678 irradiating effect Effects 0.000 claims description 5
- 239000002253 acid Substances 0.000 claims description 4
- 239000002131 composite material Substances 0.000 claims description 4
- 238000000059 patterning Methods 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 abstract description 54
- 239000011521 glass Substances 0.000 abstract description 13
- 239000000853 adhesive Substances 0.000 abstract description 7
- 230000001070 adhesive effect Effects 0.000 abstract description 7
- 235000012431 wafers Nutrition 0.000 description 124
- 239000002019 doping agent Substances 0.000 description 28
- 230000002441 reversible effect Effects 0.000 description 28
- 230000000903 blocking effect Effects 0.000 description 24
- 238000005224 laser annealing Methods 0.000 description 24
- 230000008569 process Effects 0.000 description 21
- 238000005468 ion implantation Methods 0.000 description 19
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 15
- 229910052796 boron Inorganic materials 0.000 description 15
- 238000004544 sputter deposition Methods 0.000 description 11
- 230000006378 damage Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 10
- 230000002829 reductive effect Effects 0.000 description 10
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- 239000004820 Pressure-sensitive adhesive Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 238000001020 plasma etching Methods 0.000 description 7
- 239000000243 solution Substances 0.000 description 7
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 6
- 238000000137 annealing Methods 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 6
- 238000010330 laser marking Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 230000001681 protective effect Effects 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 230000003213 activating effect Effects 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 239000005337 ground glass Substances 0.000 description 4
- 238000002679 ablation Methods 0.000 description 3
- 239000012670 alkaline solution Substances 0.000 description 3
- 238000000347 anisotropic wet etching Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 238000005336 cracking Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 3
- 239000000843 powder Substances 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- 238000005245 sintering Methods 0.000 description 2
- 229910018125 Al-Si Inorganic materials 0.000 description 1
- 229910018520 Al—Si Inorganic materials 0.000 description 1
- ROOXNKNUYICQNP-UHFFFAOYSA-N ammonium persulfate Chemical compound [NH4+].[NH4+].[O-]S(=O)(=O)OOS([O-])(=O)=O ROOXNKNUYICQNP-UHFFFAOYSA-N 0.000 description 1
- 239000012935 ammoniumperoxodisulfate Substances 0.000 description 1
- 238000005280 amorphization Methods 0.000 description 1
- 229910021418 black silicon Inorganic materials 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 231100000989 no adverse effect Toxicity 0.000 description 1
- 239000007800 oxidant agent Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000003685 thermal hair damage Effects 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67282—Marking devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
- H01L2223/5446—Located in scribe lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device such as a reverse blocking IGBT (insulated gate bipolar transistor) used in a power converter and the like and a method for manufacturing the same.
- a semiconductor device such as a reverse blocking IGBT (insulated gate bipolar transistor) used in a power converter and the like and a method for manufacturing the same.
- a conventional method of manufacturing a reverse blocking IGBT will be described.
- the p collector is formed by forming a deep p isolation layer, thinning the wafer to the extent that the p isolation layer is exposed after forming the gate / emitter structure, and performing ion implantation and annealing on the back surface of the thinned wafer to connect the p isolation layer.
- a method of forming a layer see, for example, Patent Document 1 below).
- a MOS structure is formed by an IGBT surface process, the back surface of the wafer is back-wrapped, and the MOS structure side is attached to a glass support substrate.
- a mask pattern is formed on the back surface located on the upper side, and wet anisotropic etching using, for example, an alkaline solution is performed to form a V-shaped groove.
- a p diffusion layer is formed on the front surface side of the wafer in the vicinity of the dicing region, and a gate / emitter structure (MOS structure) is formed.
- FIG. 28 is a cross-sectional view of the main part of the outer periphery of the reverse blocking IGBT formed by the second prior art.
- the p diffusion layer on the front surface side of the wafer and the p collector layer on the back surface side of the wafer are connected by a p isolation layer formed on the side wall of the V-shaped groove.
- laser irradiation processing for silicon wafers is being widely adopted.
- One of them is the above-described laser annealing treatment for activating the dopant introduced by ion implantation.
- As a method for activating the dopant introduced by ion implantation there is a furnace annealing treatment, but it is limited by the heat resistance temperature of the metal electrode film or protective film already formed on the front surface side of the wafer. Therefore, it cannot be processed at a high temperature, and the dopant activation rate is low.
- the dopant on the back side can be activated at a high activation rate regardless of the heat resistant temperature of the structure on the front side of the wafer.
- the diffusion of the dopant requires a long processing time at a high temperature, resulting in an extremely low throughput. Further, since the dopant progresses almost isotropically from the mask opening to the silicon bulk, it is inevitably lateral. In this case, the dopant is diffused, which causes an adverse effect on the reduction of the device pitch and the chip size.
- the wafer is thinned and the glass support substrate is faced to the front surface of the device.
- a V-shaped groove having a taper is penetrated from the back surface of the wafer to the surface of the wafer by wet etching, and a p-separation layer is formed on the side wall surface of the groove by ion implantation and laser annealing.
- the groove having a taper is a groove having a sidewall having an inclination angle such that the groove width increases from the bottom toward the opening.
- the collector electrode is formed by sputtering, but it is necessary to use a heat-resistant and expensive adhesive so that no problem arises even if the adhesive is heated by this sputtering process. Increase. Alternatively, it is necessary to use an expensive sputtering apparatus equipped with a special cooling mechanism so that the heating temperature does not rise.
- FIG. 30 is an explanatory diagram showing a carrier profile according to the inclination angle of the side wall of the groove.
- the vertical axis represents carrier concentration and the horizontal axis represents depth.
- the inclination angle of the side wall of the V-shaped groove is defined as an angle between a line extending from a plane on the wafer back surface where the opening is formed and the side wall of the groove on the opening of the groove.
- FIG. 30 shows a carrier profile in which the inclination angle of the side wall of the V-shaped groove is 0 ° and from 55 ° to 85 ° every 5 °, and is cited from Non-Patent Document 1 described above.
- the V-shaped groove is formed on the back surface of the wafer by wet anisotropic etching using an alkaline solution
- the V-shaped groove is formed on the ⁇ 111 ⁇ surface because the back surface of the wafer is the ⁇ 100 ⁇ plane. Therefore, since the inclination angle of the side wall of the V-shaped groove is relatively small at 54.7 °, the taper is increased.
- the difference between the width of the bottom of the groove and the width of the opening widens, and the side wall of the groove can absorb more laser light emitted from a direction perpendicular to the wafer back surface side. Therefore, as shown in FIG.
- RIE Reactive Ion Etching
- HBr HBr
- NF3 He / O 2
- etching gas dry etching
- the inclination angle of the side wall of the groove is 90 ° or close to it.
- the inclination of the side wall can be increased by relatively increasing the flow rate of He / O 2.
- a groove having an angle smaller than 90 °, that is, a taper can be formed.
- black silicon tends to be generated.
- the RIE etching there is a problem that the inclination angle of the side wall of the groove can be reduced only to about 75 °.
- a method of performing half-cut dicing using a dicing blade whose blade edge has a taper is known.
- a groove having a taper can be formed regardless of the plane orientation or crystal direction of the wafer, so that the outer peripheral portion of the reverse blocking IGBT chip having a trench gate structure can be formed. It is suitable to form a separation layer using a groove having a taper.
- FIG. 31 and FIG. 32 are explanatory diagrams showing problems when laser annealing is performed on a groove having a taper.
- 31 and 32 show a case where laser annealing is performed by allowing a laser to enter a tapered groove from a direction perpendicular to the plane in which the opening of the groove is formed.
- the inclination angle of the side wall of the groove is 75 °.
- the irradiation energy density is 1.4 J, for example. / Cm 2 of laser light 64 is irradiated.
- the irradiation energy density of the laser beam 65 in order to activate the dopant introduced into the side wall of the groove having a taper, the irradiation energy density of the laser beam 65 must be increased fourfold.
- the irradiation energy density of the laser beam 65 applied to the laser beam is also increased by a factor of 4, and there is a problem that ablation and crystal defects occur on the plane or become amorphous.
- the irradiation energy of the laser beam 65 is set so that the effective energy density applied to the side wall is 1.4 J / cm 2.
- the laser beam having an excessive irradiation energy density is irradiated on the plane, and therefore, ablation and crystal defects are generated on the plane, or the plane becomes amorphous.
- the present invention provides a semiconductor device, such as a reverse blocking IGBT, which can form a p-separation layer at a low cost, and eliminates the problems caused by the prior art described above, and a method for manufacturing the same. With the goal. Further, a wafer having a groove having a taper with a side wall inclination angle of 60 ° or more is formed by a simple method without damaging the flat surface on which the groove opening is formed by laser light. It is an object of the present invention to provide a method of manufacturing a semiconductor device such as a reverse blocking IGBT that can sufficiently activate a dopant introduced into a side wall.
- a semiconductor device is formed on a first conductive type semiconductor substrate and an outer peripheral portion of a surface of a first main surface of the semiconductor substrate.
- a first region of a second conductivity type, a second conductivity type well region surrounded by the first region and spaced apart from the first region and formed in a surface layer of the first main surface of the semiconductor substrate, and the well A first conductivity type emitter region formed on a surface layer of the region, a gate electrode formed on the well region sandwiched between the emitter region and the semiconductor substrate via a gate insulating film, and on the gate electrode
- a semiconductor device is the semiconductor device according to the first aspect, wherein the surface of the first side wall is a cut surface obtained by dicing or laser cutting, and the surface of the second side wall is a dicing blade. It is the processed surface processed by (1).
- the surface of the second side wall is cut by a dicing blade that forms a V-shaped groove, an inverted trapezoidal groove, or a U-shaped groove.
- the processing strain formed by the cutting process is removed by etching.
- the semiconductor device according to a fourth aspect of the present invention is the semiconductor device according to the first aspect, wherein the collector electrode extends to the first side wall and the second side wall.
- a distance between connection lines of the first side wall contacting the first main surface and the second side wall is 10 ⁇ m or more and 150 ⁇ m or less. It is characterized by being.
- a method for manufacturing a semiconductor device comprising: a surface layer of a first main surface of a wafer, wherein a second region of the second conductivity type is provided on an outer peripheral portion of the semiconductor device formed on the wafer. Forming, a step of forming a groove reaching the first region from the second main surface of the wafer into the first main surface with a dicing blade, and removing processing strain formed in the groove by etching. Forming a second conductive type separation layer on the surface layer of the groove, a second conductive type collector layer on the surface layer of the second main surface, and connecting the separation layer and the collector layer to each other. Forming a collector electrode on the collector layer; and dicing or lasering the first region sandwiched between the first main surface and the bottom of the groove substantially perpendicularly to the first main surface. Cutting the wafer into chips.
- the semiconductor device manufacturing method according to the invention of claim 7 is characterized in that, in the invention of claim 6, the depth of the first region is 30 ⁇ m or more and 170 ⁇ m or less.
- a method for manufacturing a semiconductor device according to the sixth or seventh aspect wherein the distance between the bottom of the groove and the first main surface is not less than 10 ⁇ m and not more than 150 ⁇ m. It is characterized by that.
- the shape of the dicing blade forming the groove is V-shaped, inverted trapezoidal or U-shaped. It is characterized by.
- the semiconductor device manufacturing method according to the invention of claim 10 is characterized in that, in the invention of claim 6 or 8, the collector electrode is extended toward the inner wall of the groove.
- the semiconductor device manufacturing method according to the invention of claim 11 is characterized in that, in the invention of claim 6 or 8, the depth of the processing strain of the groove is not less than 1 ⁇ m and not more than 20 ⁇ m. .
- a method for manufacturing a semiconductor device according to the sixth or eleventh aspect wherein a depth at which the processing strain of the groove is removed by etching is 3 ⁇ m or more and 50 ⁇ m or less. It is characterized by.
- the semiconductor device manufacturing method according to the invention of claim 13 is characterized in that, in the invention of claim 6 or 12, the etching is performed by acid etching or dry etching.
- a fourteenth aspect of the present invention there is provided a method for manufacturing a semiconductor device according to the sixth aspect of the present invention, wherein the depth of the groove is the chip at the outer periphery of the wafer that is out of the chip region. It is characterized by being shallower than the depth of the groove.
- a method for manufacturing a semiconductor device according to the sixth aspect of the present invention wherein at least a part of the groove is at the outer periphery of the wafer outside the region to be the chip. It does not reach the end.
- a sixteenth aspect of the present invention there is provided a method for manufacturing a semiconductor device according to the sixth aspect of the present invention, wherein the separation layer is formed by ion-implanting and heat-treating the groove side surface and the second main surface formed by the dicing blade. And the collector layer are formed simultaneously.
- a method for manufacturing a semiconductor device comprising: a surface layer of a first main surface of a wafer, wherein a second region of the second conductivity type is provided on an outer peripheral portion of the semiconductor device formed on the wafer.
- Forming a composite mask by forming an aluminum film and a negative resist film in this order on the second main surface of the wafer, and patterning; and dry etching using the composite mask as an etching mask. Forming a groove reaching the first region so that the groove width increases from the bottom to the opening, selectively removing the negative resist film, and the first under the aluminum film.
- the step of implanting impurity ions of the second conductivity type into the two main surfaces and the side surfaces of the grooves, and the aluminum film remaining on the second main surface of the wafer and implanted into the side surfaces of the grooves A first laser beam having a relatively high energy condition suitable for activation of pure ions is irradiated to the entire surface on the second main surface side of the wafer, and a second conductivity type separation layer is formed on the surface layer on the side surface of the groove.
- Two laser beams are irradiated on the entire surface on the second main surface side of the wafer, and a second conductivity type collector layer is formed on the surface layer of the second main surface so that the separation layer and the collector layer are connected to each other.
- a process of cutting the wafer into chips by using light Characterized in that it comprises a.
- the semiconductor device manufacturing method according to the invention of claim 18 is characterized in that, in the invention of claim 17, the thickness of the aluminum film is formed to be greater than 0.05 ⁇ m and less than 1 ⁇ m.
- a method for manufacturing a semiconductor device comprising: a surface layer of a first main surface of a wafer, wherein the second conductivity type first region is provided on an outer peripheral portion of the semiconductor device formed on the wafer.
- the second main surface of the wafer is irradiated with a first laser beam having a relatively high energy condition suitable for activation of the impurity ions implanted into the side surface of the groove. Irradiate the entire surface of the groove A step of forming a second conductivity type separation layer on the surface layer of the side surface; a step of removing the aluminum film to expose the second main surface; and a step of removing the impurity ions implanted into the second main surface.
- a second laser beam having a relatively low energy condition suitable for activation is irradiated to the entire surface on the second main surface side of the wafer, and a second conductivity type collector layer is formed on the surface layer of the second main surface.
- the aluminum film is formed after the groove is formed by the dicing blade and before the impurity ions are implanted.
- the method further includes a step of removing processing distortion of the dicing blade generated in the groove by etching.
- the semiconductor device manufacturing method according to the invention of claim 21 is characterized in that, in the invention of claim 19, the cross-sectional shape of the dicing blade forming the groove is V-shaped or inverted trapezoidal. To do.
- a method for manufacturing a semiconductor device according to a twenty-second aspect of the present invention is the method according to any one of the seventeenth to twenty-first aspects, wherein the opening is formed on the opening of the groove.
- the angle between the line extending from the second main surface and the side surface of the groove is 40 degrees or more and less than 85 degrees.
- a p diffusion layer is formed on the surface of the wafer near the dicing region of the wafer, and a groove is formed from the back surface of the wafer toward the surface of the wafer.
- the mechanical strength at the outer periphery of the wafer is increased and the weight of the wafer can be supported by the wafer itself. Can be. This facilitates handling of the wafer.
- the glass support substrate can be made unnecessary by setting the thickness of the residual film to 10 ⁇ m or more and increasing the mechanical strength of the outer peripheral portion of the wafer.
- the depth of the p diffusion layer is set to 170 ⁇ m or less, the processing time of the thermal diffusion process for a long time at a high temperature can be greatly reduced, and the manufacturing cost and lead time can be reduced.
- a groove having an opening wider than the bottom when a groove having an opening wider than the bottom is formed, laser annealing is performed using a laser beam having a relatively high energy condition suitable for activating the dopant introduced into the sidewall of the groove.
- a groove opening is formed, and an aluminum film is formed on a plane (back surface of the wafer) on which the laser beam is irradiated vertically. For this reason, it can prevent that the laser beam of a comparatively high energy condition is irradiated to the back surface of a wafer.
- the laser beam with excessive energy is not irradiated on the back surface of the wafer, it is possible to prevent ablation and crystal defects from occurring and to prevent amorphization.
- FIG. 2 is a cross-sectional view of a main part manufacturing process of the semiconductor device of FIG. 1.
- FIG. 5 is a main-portion manufacturing process cross-sectional view of the semiconductor device of FIG. 1, following FIG. 4; 6 is a fragmentary manufacturing step cross-sectional view of the semiconductor device of FIG. 1 following FIG.
- FIG. 5 is a fragmentary manufacturing process cross-sectional view of the semiconductor device of FIG. 1 following FIG. 6; 8 is a fragmentary manufacturing step cross-sectional view of the semiconductor device of FIG. 1 following FIG. 7;
- FIG. FIG. 9 is a main-portion manufacturing process cross-sectional view of the semiconductor device of FIG. 1 continued from FIG. 8;
- FIG. 10 is a main-portion manufacturing step cross-sectional view of the semiconductor device of FIG. 1, following FIG. 9;
- 11 is a fragmentary manufacturing step cross-sectional view of the semiconductor device of FIG. 1 following FIG. 10;
- FIG. 6 is a manufacturing process diagram illustrating a method of manufacturing a semiconductor device according to a second embodiment of the present invention, where (a) is a plan view of the wafer, (b) is a cross-sectional view of the principal part taken along line X1-X1 of (a), (C) is a cross-sectional view of the main part taken along line X2-X2 of (a), and (d) is a cross-sectional view of the main part taken along line YY of (a).
- FIG. 11 is a manufacturing process diagram illustrating a method of manufacturing a semiconductor device according to a third embodiment of the present invention, where (a) is a plan view of the main part process of the wafer, and (b) is a main part cut along the YY line of (a). It is process sectional drawing.
- FIG. 10 is a cross-sectional view of essential parts of the semiconductor device according to Example 4;
- FIG. 15 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 4, following FIG. 14;
- FIG. 16 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 4, following FIG. 15;
- FIG. 17 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 4, following FIG. 16;
- FIG. 10 is a cross-sectional view of essential parts of the semiconductor device according to Example 4;
- FIG. 15 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 4, following FIG. 14
- FIG. 18 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 4, following FIG. 17;
- FIG. 19 is a principal part manufacturing process sectional view of the semiconductor device according to Example 4, which is subsequent to FIG. 18;
- FIG. 20 is a main-portion manufacturing-process cross-sectional view of the semiconductor device according to Example 4, continued from FIG. 19;
- FIG. 10 is a main-portion manufacturing process cross-sectional view of a semiconductor device according to Example 5;
- FIG. 22 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Example 5 that follows FIG. 21;
- FIG. 23 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 5, following FIG. 22;
- FIG. 24 is a main-portion manufacturing process cross-sectional view of the semiconductor device according to Working Example 5, following FIG. 23; It is explanatory drawing shown about the structure of a back surface marking apparatus. It is process drawing and element sectional drawing of separation layer formation of reverse blocking IGBT manufactured with the 1st conventional technology. It is process drawing of reverse blocking IGBT manufactured with the 2nd prior art.
- FIG. 28 is a cross-sectional view of a reverse blocking IGBT manufactured in the step of FIG. 27.
- FIG. 28 is a process cross-sectional view in which ion implantation and laser annealing are performed in the process of FIG. 27. It is explanatory drawing shown about the carrier profile by the inclination-angle of the side wall of a groove
- FIG. 1A and 1B are cross-sectional views of a semiconductor device according to a first embodiment of the present invention.
- FIG. 1A is a cross-sectional view of an essential part in the vicinity of a p isolation layer, and FIG. is there.
- This semiconductor device is exemplified by reverse blocking IGBT.
- the reverse blocking IGBT is separated from the p diffusion layer 4 by being surrounded by the n semiconductor substrate 1, the p diffusion layer 4 formed on the outer peripheral portion of the surface of the first main surface 2 of the n semiconductor substrate 1, and the p diffusion layer 4.
- the device surface structure 6 formed in the surface layer of the active region 5 (region in which the main current flows) of the first main surface 2 (surface) of the n semiconductor substrate 1 and p formed in the surface layer of the second main surface 3
- Collector layer 8 collector electrode 18 formed on p collector layer 8
- p isolation layer 9 formed on the surface layer of second sidewall 7 of semiconductor substrate 1 in contact with p diffusion layer 4 and p collector layer 8. Consists of.
- the side wall of the semiconductor substrate 1 is composed of a first side wall 10 diced and cut perpendicular to the first main surface 2 and a second side wall 7 in contact with the first side wall 10 and in contact with the second main surface 3.
- the second side wall 7 includes a first location a connected to the first side wall 10 and a second location b connected to the first location a and the second main surface 3 to form the p isolation layer 9.
- the angle between the first main surface 2 and the first side wall 10 is 90 °
- the angle ⁇ 1 between the first side wall 10 and the first location a of the second side wall 7 is 90 °.
- the angle ⁇ 2 between the first location a and the second location b of the second location 7 is more than 90 °
- the angle ⁇ 3 between the second location b and the second main surface 3 is the first main surface 2 and the first location a. Is equal to ⁇ 2.
- the 1st side wall 10 is a dicing surface and there exists an unevenness
- ⁇ 1 and ⁇ 3 are angles on the side where the semiconductor substrate 1 is present, and ⁇ 2 is an angle on the side where the semiconductor substrate 1 is not present.
- ⁇ 1 is an angle with respect to the first side wall 10
- ⁇ 2 is an angle with respect to the first location a
- ⁇ 3 is an angle with respect to the second main surface 3.
- the depth of the p diffusion layer 4 is 30 ⁇ m to 170 ⁇ m (preferably about 70 ⁇ m) in the case of a reverse blocking IGBT having a breakdown voltage class of 1200 V, and the thickness of the first side wall 10 exposes the p diffusion layer 4. Therefore, the depth becomes smaller than the depth of the p diffusion layer 4. That is, the thickness of the first side wall 10 is 10 ⁇ m to 150 ⁇ m (preferably about 50 ⁇ m).
- the 1st side wall 10 is a side wall of the below-mentioned remaining film 43 cut
- the surface is a dicing surface or a laser surface.
- the laser surface means a dicing surface by laser dicing.
- the second side wall 7 is an inner wall of a groove 41 described later and is an etching surface.
- the device surface structure 6 formed in the active region 5 includes a p-well region 11 formed in the surface layer of the n semiconductor substrate 1 and an n-emitter formed in the surface layer of the p-well region 11.
- a region 12, a gate electrode 14 formed on a p-well region 11 sandwiched between an n emitter region 12 and an n semiconductor substrate 1 via a gate insulating film 13 are provided.
- the gate insulating film 13 and the gate electrode 14 are formed on a part of the n emitter region 12, the p well region 11, and the n semiconductor substrate 1.
- An aggregate of the gate structure including the gate insulating film 13 and the gate electrode 14 is hereinafter referred to as a MOS gate structure 19 for convenience.
- the gate insulating film 13 is formed flat as shown in FIG. 1B.
- a groove is formed on the surface of the n semiconductor substrate 1, and the gate insulating film 13 is formed on the surface of the groove.
- a so-called trench gate structure may be used.
- FIG. 2 is a cross-sectional view of a main part of a dicing blade having a different shape and a semiconductor substrate processed by the dicing blade.
- FIGS. 2A to 2C are cross-sectional views of the dicing blade, and FIG. In the case of the V shape, FIG. 5B shows the case of an inverted trapezoidal shape, FIG. 10C shows the case of a U shape, and FIGS. In the same figure, (d) is a V-shaped case, (e) is an inverted trapezoidal shape, and (f) is a U-shaped case.
- the cross-sectional shapes of the dicing blades 31, 32, and 33 are V-shaped, inverted trapezoidal shape, and U-shape, respectively.
- 2D to 2F, the first and second main surfaces 2 and 3 are shown with the first and second main surfaces 2 and 3 turned upside down for the convenience of illustration.
- the second side wall 7 is a straight line, and the angle ⁇ 11 at the connecting portion between the first side wall 10 and the second side wall 7 is more than 90 ° (preferably about 140 ° to 160 °). .
- the angle ⁇ 31 at the connection portion between the second main surface 2 and the second side wall 7 is more than 90 ° (preferably about 110 ° to 130 °).
- the second side wall 7 is a polygonal line, and the angle ⁇ 12 at the connecting portion with the first side wall 10 is 90 °. Further, the angle ⁇ 32 at the connection portion with the second main surface 3 is more than 90 ° (preferably about 110 ° to 130 °).
- the second side wall 7 is a curve, and the angle ⁇ 13 at the contact portion between the first side wall 10 and the second side wall 7 is approximately 90 °. Further, the angle ⁇ 33 of the contact portion between the second main surface 3 and the second side wall 7 is approximately 90 °.
- angles ⁇ 31 to ⁇ 33 at the connection portion between the second main surface 3 and the second side wall 7 are close to 90 °, the boron implanted into the second side wall 7 in the ion implantation for forming the p isolation layer 9 is performed. It becomes difficult to obtain a high-concentration p isolation layer 9 by reducing the dose. Therefore, the angles ⁇ 31 to ⁇ 33 at the connection portion between the second main surface 3 and the second side wall 7 are preferably about 110 ° to 130 °.
- the shape of the dicing blade used in the first embodiment is an inverted trapezoid (FIG. 2B).
- FIG. 3A and 3B show the groove shape of the back surface in which a reverse trapezoidal groove not penetrating from the back surface of the wafer is formed.
- FIG. 3A is a plan view
- FIG. 3B is a line X1-X1 in FIG.
- FIG. 4C is a sectional view of the principal part taken along the line X2-X2 in FIG.
- reference numerals 2 and 3 used in FIG. 1 are also used as the first main surface (front surface) and the second main surface (back surface) of the wafer 40.
- the thickness of the remaining film 43 shown in FIG. 3 is, for example, 50 ⁇ m
- the width of the opening of the inverted trapezoidal groove 41 is, for example, 200 ⁇ m.
- the depth of the groove 41 formed in the wafer 40 is set such that the chip formation region 42 (region where a large number of chips are formed) and the outer periphery of the wafer 40 as shown in FIGS.
- the portion 44 (the region where no chip is formed) has the same depth, and all the grooves 41 reach the outer peripheral edge 45 of the wafer 40.
- the wafer 40 refers to a semiconductor substrate in a state before being cut along a dicing region (which overlaps with the groove 41). Therefore, in this embodiment, the semiconductor substrate denoted by reference numeral 1 is a substrate when the wafer 40 is cut at the dicing area to form semiconductor chips.
- the p diffusion layer 4 shown in FIG. 1 having a depth in the range of 30 ⁇ m to 170 ⁇ m from the surface of the dicing region (the first main surface 2 on the side opposite to the side where the grooves 41 are formed) is previously formed by thermal diffusion.
- half-cut with a dicing blade (blade) from the back surface (second main surface 3) half-cut with a dicer or half-cut with a cutting blade: What is half-cut?
- the depth of the thermal diffusion layer is preferably about 20 ⁇ m deeper than the thickness of the remaining film 43. This is because the variation of the blade cutting depth of half-cut dicing is taken into account, and the mechanical damage due to dicing is removed by etching or the like.
- the thickness of the remaining film 43 is 10 ⁇ m to 150 ⁇ m according to the depth of the p diffusion layer 4, and the groove 41 is formed so that the tip of the groove 41 reaches the p diffusion layer 4.
- the depth of the groove 41 of the outer peripheral portion 44 of the wafer 40 is made the same.
- the damage layer 47 (see FIG. 7) formed along the half cut on the side wall (second side wall 7) of the formed groove 41 is 1 ⁇ m to 20 ⁇ m (preferably 1 ⁇ m to 15 ⁇ m).
- the damaged layer 47 is removed by acid etching or dry etching.
- the amount to be removed is 2 ⁇ m to 50 ⁇ m (preferably 3 ⁇ m to 30 ⁇ m).
- a p isolation layer 9 and a p collector layer 8 are formed on the second side wall 7 of the groove 41 from which the damaged layer 47 has been removed and the back surface (second main surface 3) of the wafer 40 by ion implantation and laser annealing, respectively.
- a collector electrode 18 is formed on the layer 8, and the collector electrode 18 extends on the p isolation layer 9. The remaining film 43 left by the formation of the groove 41 is cut vertically by a dicing blade after the collector electrode 18 is formed, and a reverse blocking IGBT chip is completed.
- the dicing blade has a V-shape (reference numeral 31 in FIG. 2) for the purpose of suppressing the amount of impurities by ion implantation, the amount of dopant by annealing, and the cracking and chipping of the wafer in the dicing and post-dicing process steps.
- V-shape reference numeral 31 in FIG. 2
- Reverse trapezoidal shape reference numeral 32 in FIG. 2
- U shape reference numeral 33 in FIG. 2
- FIG. 4 to 11 are cross-sectional views of the main part manufacturing process shown in the order of the steps in the method for manufacturing the semiconductor device of FIG.
- a flowchart of the formation process in the vicinity of the p isolation layer is shown.
- boron is thermally diffused from a dicing region 46 located on the first main surface 2 (front surface) of the wafer 40 in advance to form a high-concentration p diffusion layer 4 with a diffusion depth of 30 ⁇ m to 170 ⁇ m. To do. This is because the depth (thickness) of the p diffusion layer 4 is related to the thickness of the remaining film 43 described later.
- the thickness of the remaining half-cut film 43 from the opposite surface of the wafer 40 is also less than 30 ⁇ m. This is because, at this thickness, in order to prevent cracking and chipping of the wafer 40, a glass support substrate for fixing the wafer 40 is required. If the thickness is less than 10 ⁇ m, the laser light passes through the remaining film 43, and the laser light that has passed through the remaining film 43 reaches the wafer stage of the laser annealing apparatus, possibly causing laser irradiation damage to the stage. On the other hand, if the depth of the p diffusion layer 4 exceeds 170 ⁇ m, it takes too much time to form the p diffusion layer 4 and the manufacturing cost increases. Further, as described above, the chip size is increased by the lateral diffusion, and the manufacturing cost is increased by decreasing the number of chips taken per wafer or increasing the thickness of the diffusion mask.
- a device surface structure 6 (only the MOS gate structure 19 is shown here for convenience) is formed on the first main surface 2, and a protective film (passivation film 17) is formed on the surface side.
- the device surface structure 6 in FIG. 1 is represented by the MOS gate structure 19 for convenience.
- the wafer 40 is thinned to a predetermined thickness on the second main surface 3 (back surface).
- the first main surface 2 and the second main surface 3 are reversed and fixed, and the inverted trapezoidal dicing blade from the second main surface 3 (back surface) of the wafer 40 toward the first main surface 2.
- the groove 41 is formed.
- the groove 41 is formed so as to reach the p diffusion layer 4 formed on the first main surface 2.
- the remaining film 43 of about 50 ⁇ m is left without cutting the wafer 40 so that the wafer 40 is not divided.
- the thickness of the remaining film 43 is made smaller than the depth of the p diffusion layer 4.
- the bottom of the groove 41 needs to be in contact with the p diffusion layer 4 in order to connect the p isolation layer 9 formed on the side wall (second side wall 7) of the groove 41 formed by the dicing blade to the p diffusion layer 4. Because there is.
- the thickness of the remaining film 43 is set to 30 ⁇ m or less.
- the thickness of the remaining film 43 of 30 ⁇ m is a thickness that does not require a glass support substrate.
- the thickness of the remaining film 43 is set to 170 ⁇ m or less.
- a damaged layer 47 of about 1 ⁇ m to 20 ⁇ m is formed on the side wall (second side wall 7) of the formed groove 41, the surface layer of about 2 ⁇ m to 50 ⁇ m is removed by acid etching or dry etching.
- the damaged layer 47 is shallow, it does not necessarily have to be removed by etching.
- a dicing blade having a depth of the damage layer 47 of less than 1 ⁇ m it takes too much time for cutting. In addition, the dicing blade is easily damaged. On the other hand, when a dicing blade having a damage layer 47 with a depth of more than 20 ⁇ m is used, cracks and chips are likely to occur during cutting. From the above, it is preferable to use a dicing blade in which the depth of the damaged layer 47 is 1 ⁇ m to 15 ⁇ m.
- the damaged layer 47 in order to remove the damaged layer 47 of 1 ⁇ m by etching, it is sufficient to remove about 2 ⁇ m with a margin.
- the damaged layer 47 in the damaged layer 47 having a thickness of 20 ⁇ m, the damaged layer 47 may be removed by etching if 50 ⁇ m is removed. That is, when a dicing blade having a damage layer 47 with a depth of 1 ⁇ m to 15 ⁇ m is used, the depth removed by etching is preferably 3 ⁇ m to 30 ⁇ m.
- a dopant such as boron 48 is introduced at a high dose by ion implantation into the side wall (second side wall 7) of the groove 41 formed from the second main surface 3.
- furnace annealing up to 550 ° C. annealing with a heated furnace capable of batch processing
- laser annealing using laser light 49 so as not to thermally damage the device surface structure 6.
- the dopant (boron 48) is activated to form the p isolation layer 9 and the p collector layer 8 simultaneously.
- the p isolation layer 4 is formed, and a metal film is deposited to form the collector electrode 18 on the entire second main surface 3 of the wafer 40 including the p isolation layer 4. Note that the metal film is not necessarily deposited on the side surface (second side wall 7) of the groove 41.
- the passivation film 17 on the dicing region 46 is removed, the second main surface 3 is attached to the dicing tape 50, and, for example, 50 ⁇ m from the first main surface 2 (front surface side).
- the remaining film 43 having a thickness and the collector electrode 18 are diced and cut vertically along the dicing region 46 to form the wafer 40 into chips, and the manufacturing process of the reverse blocking IGBT chip is completed.
- the groove 41 from the back surface (second main surface 3) of the wafer 40 is formed, and the wafer 40 is not divided without penetrating to the front surface (first main surface 2) of the wafer 40. Since the remaining film 43 is left, each chip in the chip forming region 42 is divided and kept in the form of the wafer 40 without falling. Therefore, the conventionally required glass supporting substrate and pressure-sensitive adhesive are not required. Further, the problem of exposure of the adhesive during laser annealing as described in the prior art does not occur, and the sputtering temperature and the sintering temperature after sputtering are not limited by the heat-resistant temperature of the adhesive.
- the activation treatment of boron 48 introduced into the p separation layer 9 and the p collector layer 8 by the laser annealing can be performed simultaneously.
- the dopant (boron 48) activation of the p separation layer 9 and the p collector layer 8 is simultaneously performed by annealing in a furnace at a temperature high enough to prevent damage to the collector electrode 18 which is an Al electrode (up to 550 ° C.). be able to.
- the chip is divided by dicing after the collector electrode 18 is formed. At this time, it is necessary to enlarge the chip in advance by the dicing blade and its margin.
- the area occupied by the p isolation layer 9 shown in this embodiment in the chip is significantly smaller than the case where the p isolation layer is formed by deep thermal diffusion as in the first conventional example, the size of the chip is reduced. The size can be greatly reduced.
- FIG. 12 is a manufacturing process diagram showing a method of manufacturing a semiconductor device according to the second embodiment of the present invention.
- FIG. 12 (a) is a plan view of the wafer
- FIG. 12 (b) is an X1- Sectional view taken along line X1, principal part sectional view taken along line X2-X2 of FIG. 10A, and FIG. 10D taken along line YY of FIG. It is principal part sectional drawing cut
- the dotted line in FIG. 4D indicates the thickness of the wafer 40 where the groove 41 is not formed.
- FIG. 12 shows a case where the depth of the groove 41 is reduced at the outer peripheral portion 44 of the wafer 40 in the step of forming the groove 41. However, the groove 41 is formed up to the outer peripheral edge 45 of the wafer 40.
- the film thickness of the remaining film 43 increases toward the outer peripheral end 45.
- the mechanical strength at the outer peripheral portion 44 of the wafer 40 is increased, and the wafer 40 can be prevented from cracking along the groove 41. Further, since the mechanical strength is increased, the wafer 40 can be easily handled.
- FIGS. 13A and 13B are manufacturing process diagrams showing a method of manufacturing a semiconductor device according to the third embodiment of the present invention.
- FIG. 13A is a plan view of the principal part of the wafer
- FIG. FIG. 10 is a cross-sectional view of a principal part taken along the line YY.
- the dotted line in FIG. 4B shows the thickness of the wafer 40 where the groove 41 is not formed.
- FIG. 13 shows a process of forming the groove 41 in a case where the depth of the groove 41 is made shallow at a position deviating from the chip formation region 42 so that a part of the groove 41 does not reach the outer peripheral edge 45 of the wafer 40. It is shown.
- the thickness of the remaining film 43 at the outer peripheral portion 44 becomes thicker than in the case of FIG. 12, so that the wafer 40 can be made more difficult to break than in the case of FIG.
- the mechanical strength is further increased, the handling of the wafer 40 is further facilitated.
- FIGS. 14 to 20 show a manufacturing method of a semiconductor device according to the fourth embodiment, and are cross-sectional views of main part manufacturing steps shown in the order of steps.
- the p isolation layer 9 and the p collector layer 8 are formed by laser annealing using laser beams having different irradiation energy densities.
- a reverse blocking IGBT having a breakdown voltage of 1200 V and a chip thickness of 200 ⁇ m is manufactured using an FZ wafer having a thickness of 500 ⁇ m, for example.
- the temperature is 1300 ° C. and thermal diffusion is performed for about 75 hours to form the p diffusion layer 4 having a junction depth of, for example, about 100 ⁇ m.
- an IGBT structure MOS gate structure 19
- a surface protective film passivation film 17
- the gate structure may be a planar gate structure or a trench gate structure.
- the wafer 40 is thinned to a predetermined thickness (for example, 200 ⁇ m) on the second main surface 3 (back surface), the first main surface 2 and the second main surface 3 are reversed. Fix it.
- an aluminum (Al) film 61 and a negative resist film 62 are formed in this order on the surface of the second main surface 3.
- an Al film 61 is formed between the second main surface 3 of the wafer and the negative resist film 62. Since the Al film 61 has high adhesion to the silicon that is the second main surface 3 and the negative resist film 62, the negative resist film 62 is hardly peeled off.
- the Al film 61 may be an Al—Si film in which aluminum is doped with silicon. However, the Al film 61 is removed at a high temperature so that a spike is generated between the final removal and the removal of the film after the film is formed. Therefore, a pure Al film may be used. Here, when a pure Al film is formed as the Al film 61, it may be formed by a sputtering method or a vapor deposition method.
- the thickness of the Al film 61 is preferably greater than 0.05 ⁇ m and less than 1 ⁇ m. The reason is that when the film thickness of the Al film 61 is 0.05 ⁇ m or less, the function as a reflection film with respect to laser light is extremely lowered in the subsequent laser annealing step. Further, when the film thickness of the Al film 61 is 0.05 ⁇ m or less, the sputtering time becomes extremely short, and it becomes difficult to control the film thickness. Specifically, since the plasma discharge is not stable immediately after the start of sputtering, the uniformity of the film thickness decreases if the sputtering time is short.
- the film thickness of the Al film 61 is 1 ⁇ m or more, it is difficult to implant boron through the Al film 61 into the portion of the wafer covered with the Al film 61 in the subsequent ion implantation process. . Furthermore, when the film thickness of the Al film 61 is 1 ⁇ m or more, the Al film 61 becomes clouded (hazed), and the reflectance of the Al film 61 with respect to the laser light decreases.
- An opening is formed in the resist film 62, and an etching mask is formed.
- a mixed liquid of phosphoric acid, nitric acid, and acetic acid is used rather than dry etching. It is easier to form by wet etching.
- the dicing region of the second main surface 3 A groove 41 is formed in the substrate.
- the negative resist film 62 functions as a mask when the groove 41 is etched.
- the flow rate of He / O 2 used for the RIE etching may be relatively increased to taper the side wall (second side wall 7) of the groove 41.
- the inclination angle of the second side wall 7 with respect to the second main surface 3 is set to 75 °, for example.
- the inclination angle of the second side wall 7 with respect to the second main surface 3 is preferably 40 ° or more and less than 85 °.
- the reason is that, for example, when the inclination angle is less than 40 °, the groove 41 is too wide to form the groove 41 having a desired depth, and thus the collector electrode area is reduced.
- the tilt angle is larger than 85 °, the dopant is activated because the second side wall 7 of the groove 41 hardly absorbs the laser light even when the irradiation energy density of the laser light is increased during laser annealing described later. This is because it is difficult to make it (see FIG. 30).
- the depth of the groove 41 is formed so as to reach the p diffusion layer 4. Specifically, when the thickness of the wafer 40 is about 200 ⁇ m and the diffusion depth of the p diffusion layer 4 is about 100 ⁇ m, the thickness is about 110 ⁇ m to 120 ⁇ m. That is, the groove 41 is preferably formed so that the p diffusion layer 4 is etched by about 10 ⁇ m to 20 ⁇ m.
- the thickness of the remaining film 43 with the smallest distance from the bottom surface of the groove 41 to the first main surface 2 becomes about 80 ⁇ m to 90 ⁇ m, and the strength is not reinforced by attaching a support substrate or the like.
- the mechanical strength can be sufficiently maintained.
- the step of forming the trench 41 is almost the final stage of the process of generating the reverse blocking IGBT after the formation of the MOS gate structure 19 and the like, the trench 41 may not be filled.
- the negative resist film 62 is stripped by immersing the wafer 40 in a resist stripper such as a resist stripper OMR-502A (manufactured by Tokyo Ohka Kogyo Co., Ltd.).
- a resist stripper such as a resist stripper OMR-502A (manufactured by Tokyo Ohka Kogyo Co., Ltd.).
- a dopant such as boron 48 is introduced at a high dose by ion implantation into the second main surface 3 and the second side wall 7 of the groove 41.
- ion implantation is performed on the second main surface 3 covered with the Al film 61 with such an implantation energy that boron can be introduced through the Al film 61.
- boron 48 is introduced through the Al film 61 into the second main surface 3 covered with the Al film 61 by a normal ion implantation apparatus. Can do.
- the implantation angle at the time of ion implantation may be perpendicular to the second main surface 3 or may be divided into, for example, four times with a tilt angle that increases the dose introduced into the second side wall 7. May be injected.
- a mechanism for implanting with a tilt angle is normally provided in a normal ion implantation apparatus.
- the dopant introduced into the second side wall 7 is activated by irradiating the second main surface 3 with the first laser light 63 having a high irradiation energy density, A p isolation layer 9 is formed.
- the high irradiation energy density is an irradiation energy density that can activate the dopant introduced into the second side wall 7.
- the first laser light 63 having an irradiation energy density of, for example, 5.4 J / cm 2 is irradiated.
- the surface of the second main surface 3 is covered with the Al film 61, and the laser light 63 is reflected by the Al film 61, so that the dopant introduced into the second main surface 3 is not activated.
- the Al film 61 is removed by wet etching using a mixed solution of phosphoric acid, nitric acid and acetic acid.
- the second main surface 3 is irradiated by irradiating the second main surface 3 exposed by removing the Al film 61 with the second laser light 64 having a low irradiation energy density.
- the dopant introduced in is activated to form the p collector layer 8.
- the low irradiation energy density is an irradiation energy density that can activate the dopant introduced into the second main surface 3.
- the second laser beam 64 having an irradiation energy density of 1.4 J / cm 2 is irradiated.
- the effective irradiation energy density applied to the second side wall 7 is about 0.36 J / cm 2 , so that no adverse effect is caused.
- the p isolation layer 9 and the p collector layer 8 are formed by laser annealing treatment with laser beams having different irradiation energy densities.
- Other processes are the same as those in the first to third embodiments, and thus the description thereof is omitted.
- the same effects as in the first to third embodiments can be obtained. Further, even when a groove having a side wall inclination angle of, for example, 60 ° or more is formed, it does not adversely affect the plane on which the groove opening is formed, and activates the dopant introduced into the groove side wall. be able to.
- 21 to 24 are cross-sectional views of the main part manufacturing process shown in the order of steps in the method for manufacturing the semiconductor device according to the fifth example.
- the groove 41 is formed by half-cut dicing using a dicing blade 72, and the p separation layer 9 and the p collector layer 8 are formed by laser annealing with different irradiation energy densities.
- a reverse blocking IGBT having a breakdown voltage of 1200 V and a chip thickness of 200 ⁇ m is manufactured using an FZ wafer having a thickness of 500 ⁇ m, for example.
- the p diffusion layer 4, the MOS gate structure 19, and the passivation film 17 are formed on the first main surface 2 side, and the second main surface 3 (back surface) has a predetermined thickness (for example, After the wafer 40 is thinned to 200 ⁇ m), the first main surface 2 and the second main surface 3 are reversed and fixed.
- FIG. 21 only an aluminum (Al) film 61 is formed on the surface of the second main surface 3.
- Al aluminum
- FIG. 22 alignment marks 71 are formed in the dicing region of the Al film 61 formed on the surface of the second main surface 3 so as to correspond to the pattern formed on the first main surface 2.
- a marking process is performed using a back surface marking device.
- FIG. 25 is an explanatory diagram showing the structure of the back surface marking device.
- the back surface marking apparatus 200 includes a stage 201, a CCD camera 205, and a laser marking unit 206.
- An opening 210 is formed in the stage 201.
- ground glass is placed on the opening 210 of the stage 201, and the ground glass is irradiated with laser light whose power is weakened by the laser marking unit 206.
- the bright spot of the laser light irradiated on the ground glass is the processing center of the laser marking unit 206.
- adjustment is made so that the bright spot of the laser light irradiated on the ground glass becomes the center of the output monitor of the CCD camera 205, that is, the observation center of the CCD camera 205. In this way, the observation center of the CCD camera 205 and the processing center of the laser marking unit 206 are matched.
- the wafer 40 is placed on the opening 210 of the stage 201 with the first main surface 2 facing down, that is, the CCD camera 205 side. Then, the pattern formed on the first main surface 2 is observed by the CCD camera 205, and laser light is irradiated to the second main surface 3 side by the laser marking unit 206 so as to correspond to this pattern, and the second main surface 3 is irradiated.
- An alignment mark 71 is formed in the approximate center of the dicing area of the surface 3.
- the alignment mark 71 may be formed by ink marks by inkjet.
- FIG. 23 alignment is performed with the alignment mark 71 formed in FIG. 22, and half cutting is performed using a dicing blade 72 having a tapered cutting edge so that the wafer 40 is not divided.
- the dicing blade 72 having an inverted trapezoidal cross section is shown.
- the second side wall 7 of the groove 41 to be formed has a taper, for example, a dicing blade having a V-shaped cross section (FIG. 2). (See (a)).
- the shape of the cutting edge of the dicing blade 72 may be adjusted according to the desired shape of the groove 41 and the inclination angle of the side wall of the groove 41.
- Example 5 In cutting using the dicing blade 72, cutting powder is generated during dicing.
- the Al film 61 functions as a protective film, and the second main surface 3 receives an impact caused by the collision of cutting powder.
- dirt due to adhesion of cutting powder does not occur.
- a damage layer 47 is generated on the cut surface due to mechanical damage.
- the damaged layer is removed by etching using an etching gas (or etching solution) 73.
- the etching may be dry etching that can take a mask selectivity relative to a metal such as Al, or may be wet etching using an etching solution that does not dissolve Al.
- hydrofluoric acid can be used as an aqueous solution.
- Other processes are the same as those in the fourth embodiment, and thus the description thereof is omitted.
- the same effects as in the first to fourth embodiments can be obtained. Further, even when a reverse blocking IGBT having a different breakdown voltage such as 1200 V or 1700 V is manufactured, when forming a separation diffusion layer having a depth of, for example, about 200 ⁇ m or 300 ⁇ m, a groove is formed by cutting with a dicing blade. Since the required time hardly changes, a high breakdown voltage reverse blocking IGBT can be manufactured in a short time. Further, since the separation layers formed by thermal diffusion may have the same depth regardless of the depth of the separation diffusion layer, even in reverse blocking IGBTs having different breakdown voltages, the same diffusion treatment, that is, in the same batch under the same conditions. Can be done.
- the semiconductor device and the manufacturing method thereof according to the present invention are useful for a power semiconductor device used for a power conversion device and the like, and are particularly suitable for a reverse blocking device.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Ceramic Engineering (AREA)
- Optics & Photonics (AREA)
- Electromagnetism (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Dicing (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
2 第1主面
3 第2主面
4 p拡散層
5 活性領域
6 デバイス表面構造
7 第2側壁
8 pコレクタ層
9 p分離層
10 第1側壁
11 pウエル領域
12 nエミッタ領域
13 ゲート絶縁膜
14 ゲート電極
15 層間絶縁膜
16 エミッタ電極
17 パッシベーション膜
18 コレクタ電極
19 MOSゲート構造
31 V字状のダイシング刃
32 逆台形状のダイシング刃
33 U字状のダイシング刃
40 ウェハ
41 溝
42 チップ形成領域
43 残膜
44 外周部
45 外周端
46 ダイシング領域
47 ダメージ層
48 ボロン
49 レーザー光
50 ダイシングテープ
51 ダイシング刃
61 Al膜
62 ネガレジスト膜
63 第1レーザー光
64 第2レーザー光
71 アライメントマーク
72 刃先がテーパーを有するダイシング刃
73 エッチングガス(または、エッチング溶液)
200 裏面マーキング装置
201 ステージ
205 CCDカメラ
206 レーザーマーキングユニット
210 開口部
Claims (22)
- 第1導電型の半導体基板と、該半導体基板の第1主面の表面の外周部に形成される第2導電型の第1領域と、該第1領域に囲まれ該第1領域と離して前記半導体基板の第1主面の表面層に形成される第2導電型のウエル領域と、該ウエル領域の表面層に形成される第1導電型のエミッタ領域と、該エミッタ領域と前記半導体基板に挟まれる前記ウエル領域上にゲート絶縁膜を介して形成されるゲート電極と、該ゲート電極上を含む表面が被覆される層間絶縁膜と、前記エミッタ領域と前記ウエル領域に接して前記層間絶縁膜上に形成されるエミッタ電極と、該エミッタ電極上と前記第1領域上および前記半導体基板上に形成されるパッシベーション膜と、前記半導体基板の第2主面の表面層に形成されるコレクタ層と、前記第1主面と前記第2主面に接する前記半導体基板の側壁の表面層に前記第1領域と前記コレクタ層に接するように形成される第2導電型の分離層と、前記コレクタ層上にコレクタ電極を有する半導体装置において、
前記半導体基板の前記側壁が、前記第1主面と垂直に接し前記第1領域と接する第1側壁と、該第1側壁および前記第2主面とに接続し前記第1側壁となす角度が90度以上ある第2側壁とからなることを特徴とする半導体装置。 - 前記第1側壁の表面がダイシングもしくはレーザーで切断された切断面であり、前記第2側壁の表面がダイシング刃で加工された加工面であることを特徴とする請求項1に記載の半導体装置。
- 前記第2側壁の表面が、V字溝または逆台形溝もしくはU字溝を形成するダイシング刃で切削加工され該切削加工で形成された加工歪がエッチングで除去されることを特徴とする請求項2に記載の半導体装置。
- 前記コレクタ電極が前記第1側壁および前記第2側壁に延在することを特徴とする請求項1に記載の半導体装置。
- 前記第1主面と前記第2側壁とに接する第1側壁の接続線間の距離が10μm以上で150μm以下であることを特徴とする請求項1に記載の半導体装置。
- ウェハの第1主面の表面層であって、該ウェハに形成される半導体装置の外周部に第2導電型の第1領域を形成する工程と、
前記ウェハの第2主面から前記第1主面内に向かって前記第1領域に達する溝をダイシング刃で形成する工程と、
前記溝に形成された加工歪をエッチングで除去する工程と、
前記溝の表面層に第2導電型の分離層と前記第2主面の表面層に第2導電型のコレクタ層と、前記分離層と前記コレクタ層が接続するように形成する工程と、
前記コレクタ層上にコレクタ電極を形成する工程と、
前記第1主面と前記溝の底部に挟まれた前記第1領域を前記第1主面に対してほぼ垂直にダイシングもしくはレーザーで切断して前記ウェハをチップとする工程と、
を含むことを特徴とする半導体装置の製造方法。 - 前記第1領域の深さを、30μm以上で、170μm以下に形成することを特徴とする請求項6に記載の半導体装置の製造方法。
- 前記溝の底部と前記第1主面との距離が、10μm以上で、150μm以下であることを特徴とする請求項6または7に記載の半導体装置の製造方法。
- 前記溝を形成する前記ダイシング刃の形状がV字状または逆台形状もしくはU字状であることを特徴とする請求項6に記載の半導体装置の製造方法。
- 前記コレクタ電極を前記溝の内壁に向かって延在させることを特徴とする請求項6または8に記載の半導体装置の製造方法。
- 前記溝の前記加工歪の深さが、1μm以上で20μm以下であることを特徴とする請求項6または8に記載の半導体装置の製造方法。
- 前記溝の前記加工歪をエッチング除去する深さが、3μm以上で、50μm以下であることを特徴とする請求項6または11に記載の半導体装置の製造方法。
- 前記エッチングが、酸エッチングもしくはドライエッチングで行われることを特徴とする請求項6または12に記載の半導体装置の製造方法。
- 前記チップとなる領域から外れた前記ウェハの外周部で前記溝の深さが前記チップとなる領域での前記溝の深さより浅いことを特徴とする請求項6に記載の半導体装置の製造方法。
- 前記チップとなる領域から外れた前記ウェハの外周部で少なくとも前記溝の一部が前記ウェハの外周端まで達しないことを特徴とする請求項6に記載の半導体装置の製造方法。
- 前記ダイシング刃で形成した溝側面と第2主面にイオン注入し熱処理することで、前記分離層と前記コレクタ層を同時に形成することを特徴とする請求項6に記載の半導体装置の製造方法。
- ウェハの第1主面の表面層であって、該ウェハに形成される半導体装置の外周部に第2導電型の第1領域を形成する工程と、
前記ウェハの第2主面に、アルミニウム膜とネガレジスト膜とをこの順に形成し、パターニングすることで複合マスクを形成する工程と、
前記複合マスクをエッチングマスクとして、ドライエッチングを行い、前記第1領域に到達する溝を、底部から開口部にかけて溝幅が広くなるように形成する工程と、
前記ネガレジスト膜を選択的に除去する工程と、
前記アルミニウム膜の下の前記第2主面、および前記溝の側面に第2導電型の不純物イオンを注入する工程と、
前記ウェハの第2主面にアルミニウム膜が残った状態で、前記溝の側面に注入された前記不純物イオンの活性化に適した比較的高いエネルギー条件の第1レーザー光を前記ウェハの第2主面側の全面に照射して、前記溝の側面の表面層に第2導電型の分離層を形成する工程と、
前記アルミニウム膜を除去して、前記第2主面を露出する工程と、
前記第2主面に注入された前記不純物イオンの活性化に適した比較的低いエネルギー条件の第2レーザー光を前記ウェハの第2主面側の全面に照射して、前記第2主面の表面層に第2導電型のコレクタ層を、前記分離層と前記コレクタ層が接続するように形成する工程と、
前記コレクタ層上にコレクタ電極を形成する工程と、
前記第1主面と前記溝の底部に挟まれた前記第1領域を前記第1主面に対してほぼ垂直にダイシングもしくはレーザー光で切断して前記ウェハをチップとする工程と、
を含むことを特徴とする半導体装置の製造方法。 - 前記アルミニウム膜の厚さを、0.05μmより厚く1μmより薄く形成することを特徴とする請求項17に記載の半導体装置の製造方法。
- ウェハの第1主面の表面層であって、該ウェハに形成される半導体装置の外周部に第2導電型の第1領域を形成する工程と、
前記ウェハの第2主面に、アルミニウム膜を形成する工程と、
前記ウェハの第2主面から前記第1主面内に向かって前記第1領域に達する溝を、底部から開口部にかけて溝幅が広くなるようにダイシング刃で形成する工程と、
前記アルミニウム膜の下の前記第2主面、および前記溝の側面に第2導電型の不純物イオンを注入する工程と、
前記ウェハの第2主面にアルミニウム膜が残った状態で、前記溝の側面に注入された前記不純物イオンの活性化に適した比較的高いエネルギー条件の第1レーザー光を前記ウェハの第2主面側の全面に照射して、前記溝の側面の表面層に第2導電型の分離層を形成する工程と、
前記アルミニウム膜を除去して、前記第2主面を露出する工程と、
前記第2主面に注入された前記不純物イオンの活性化に適した比較的低いエネルギー条件の第2レーザー光を前記ウェハの第2主面側の全面に照射して、前記第2主面の表面層に第2導電型のコレクタ層を、前記分離層と前記コレクタ層が接続するように形成する工程と、
前記コレクタ層上にコレクタ電極を形成する工程と、
前記第1主面と前記溝の底部に挟まれた前記第1領域を前記第1主面に対してほぼ垂直にダイシングもしくはレーザー光で切断して前記ウェハをチップとする工程と、
を含むことを特徴とする半導体装置の製造方法。 - 前記溝を前記ダイシング刃により形成した後で、前記不純物イオンを注入する前に、前記アルミニウム膜が残った状態で、前記溝に生じた前記ダイシング刃の加工歪をエッチングで除去する工程をさらに含むことを特徴とする請求項19に記載の半導体装置の製造方法。
- 前記溝を形成する前記ダイシング刃の断面形状がV字状または逆台形状であることを特徴とする請求項19に記載の半導体装置の製造方法。
- 前記溝は、当該溝の開口部上において、当該開口部が形成された前記第2主面から延ばした線と、溝の側面との角度が、40度以上85度以下となるように形成されることを特徴とする請求項17~21のいずれか一つに記載の半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200980116546.0A CN102037563B (zh) | 2008-05-13 | 2009-05-13 | 半导体器件及其制造方法 |
JP2010512002A JP5327219B2 (ja) | 2008-05-13 | 2009-05-13 | 半導体装置の製造方法 |
US12/989,226 US8507327B2 (en) | 2008-05-13 | 2009-05-13 | Semiconductor device manufacturing method thereof |
DE112009001128T DE112009001128T5 (de) | 2008-05-13 | 2009-05-13 | Halbleitervorrichtung und Verfahren zur Herstellung derselben |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008125402 | 2008-05-13 | ||
JP2008-125402 | 2008-05-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009139417A1 true WO2009139417A1 (ja) | 2009-11-19 |
Family
ID=41318783
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/058927 WO2009139417A1 (ja) | 2008-05-13 | 2009-05-13 | 半導体装置およびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8507327B2 (ja) |
JP (1) | JP5327219B2 (ja) |
CN (2) | CN102037563B (ja) |
DE (1) | DE112009001128T5 (ja) |
WO (1) | WO2009139417A1 (ja) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011181770A (ja) * | 2010-03-02 | 2011-09-15 | Fuji Electric Co Ltd | 半導体装置および半導体装置の製造方法 |
JP2011187916A (ja) * | 2010-02-12 | 2011-09-22 | Fuji Electric Co Ltd | 逆阻止型絶縁ゲートバイポーラトランジスタの製造方法 |
DE102011101457A1 (de) | 2010-05-17 | 2011-11-17 | Fuji Electric Co., Ltd. | Verfahren zur Herstellung einer Halbleiteranordnung |
CN102280470A (zh) * | 2010-06-10 | 2011-12-14 | 富士电机株式会社 | 半导体器件和半导体器件制造方法 |
DE102011076272A1 (de) | 2010-06-10 | 2011-12-15 | Fuji Electric Co., Ltd. | Halbleiterbauelement und Verfahren zu dessen Herstellung |
CN102456729A (zh) * | 2010-10-21 | 2012-05-16 | 富士电机株式会社 | 半导体器件及其制造方法 |
WO2012124190A1 (ja) * | 2011-03-14 | 2012-09-20 | 富士電機株式会社 | 半導体装置の製造方法および半導体装置 |
JP2013012651A (ja) * | 2011-06-30 | 2013-01-17 | Fuji Electric Co Ltd | 逆阻止型絶縁ゲート型バイポーラトランジスタの製造方法 |
WO2013011548A1 (ja) * | 2011-07-15 | 2013-01-24 | 富士電機株式会社 | 半導体装置の製造方法 |
JP2013125877A (ja) * | 2011-12-15 | 2013-06-24 | Fuji Electric Co Ltd | パワー半導体装置およびその製造方法 |
JP2013239600A (ja) * | 2012-05-15 | 2013-11-28 | Fuji Electric Co Ltd | 半導体装置の製造方法および半導体製造装置 |
JP2014143435A (ja) * | 2014-04-01 | 2014-08-07 | Fuji Electric Co Ltd | 半導体装置 |
JP2021029174A (ja) * | 2019-08-26 | 2021-03-01 | 株式会社フェニックスバイオ | ヒト脂肪肝モデル細胞 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120315734A1 (en) * | 2011-06-09 | 2012-12-13 | Chan-Lon Yang | Method for fabricating semiconductor device |
DE102011112659B4 (de) * | 2011-09-06 | 2022-01-27 | Vishay Semiconductor Gmbh | Oberflächenmontierbares elektronisches Bauelement |
WO2013172394A1 (ja) * | 2012-05-15 | 2013-11-21 | 富士電機株式会社 | 半導体装置 |
JP6111335B2 (ja) * | 2013-08-08 | 2017-04-05 | シャープ株式会社 | 半導体素子基板およびその製造方法 |
CN103617955A (zh) * | 2013-11-27 | 2014-03-05 | 上海联星电子有限公司 | 一种低压rb-igbt的制备方法 |
DE102016122637A1 (de) * | 2016-11-23 | 2018-05-24 | Infineon Technologies Ag | Verfahren zur Verwendung beim Herstellen von Halbleitervorrichtungen |
CN107093579B (zh) * | 2017-03-20 | 2020-09-11 | 通富微电子股份有限公司 | 半导体圆片级封装方法及封装用刀具 |
CN108598011A (zh) * | 2018-05-10 | 2018-09-28 | 全球能源互联网研究院有限公司 | 一种逆阻型igbt的制造方法及逆阻型igbt |
JP2021040097A (ja) * | 2019-09-05 | 2021-03-11 | 株式会社ディスコ | 被加工物の切削方法 |
US20210202318A1 (en) * | 2019-12-27 | 2021-07-01 | Micron Technology, Inc. | Methods of forming semiconductor dies with perimeter profiles for stacked die packages |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02298073A (ja) * | 1989-05-12 | 1990-12-10 | Nippon Soken Inc | 半導体装置の製造方法 |
JPH0689936A (ja) * | 1992-09-09 | 1994-03-29 | Fuji Electric Co Ltd | 半導体装置の製造方法 |
JPH09213965A (ja) * | 1996-01-31 | 1997-08-15 | Sharp Corp | 半導体装置の製造方法 |
JP2001185727A (ja) * | 1999-10-15 | 2001-07-06 | Fuji Electric Co Ltd | 半導体装置およびその製造方法 |
JP2003124151A (ja) * | 2001-10-17 | 2003-04-25 | Disco Abrasive Syst Ltd | サファイア基板のダイシング方法 |
JP2004336008A (ja) * | 2003-04-16 | 2004-11-25 | Fuji Electric Holdings Co Ltd | 逆阻止型絶縁ゲート形バイポーラトランジスタおよびその製造方法 |
JP2004363517A (ja) * | 2003-06-09 | 2004-12-24 | Fuji Electric Holdings Co Ltd | 半導体ウェハのチップ化方法 |
JP2006156926A (ja) * | 2004-08-19 | 2006-06-15 | Fuji Electric Holdings Co Ltd | 半導体装置およびその製造方法 |
JP2006222359A (ja) * | 2005-02-14 | 2006-08-24 | Hitachi Cable Ltd | 発光ダイオードアレイの製造方法 |
JP2006303410A (ja) * | 2005-03-25 | 2006-11-02 | Fuji Electric Holdings Co Ltd | 半導体装置およびその製造方法 |
JP2007096078A (ja) * | 2005-09-29 | 2007-04-12 | Yokogawa Electric Corp | 半導体装置及び半導体装置の製造方法 |
JP2007273941A (ja) * | 2006-03-07 | 2007-10-18 | Sanyo Semiconductor Co Ltd | 半導体装置の製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5332920A (en) * | 1988-02-08 | 1994-07-26 | Kabushiki Kaisha Toshiba | Dielectrically isolated high and low voltage substrate regions |
US5164218A (en) | 1989-05-12 | 1992-11-17 | Nippon Soken, Inc. | Semiconductor device and a method for producing the same |
JP4403366B2 (ja) | 2003-06-04 | 2010-01-27 | 富士電機デバイステクノロジー株式会社 | 半導体装置およびその製造方法 |
US7776672B2 (en) | 2004-08-19 | 2010-08-17 | Fuji Electric Systems Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP4857578B2 (ja) | 2005-03-28 | 2012-01-18 | 富士電機株式会社 | 半導体装置の製造方法 |
TWI324800B (en) | 2005-12-28 | 2010-05-11 | Sanyo Electric Co | Method for manufacturing semiconductor device |
-
2009
- 2009-05-13 CN CN200980116546.0A patent/CN102037563B/zh not_active Expired - Fee Related
- 2009-05-13 CN CN201210378871.8A patent/CN102903745B/zh not_active Expired - Fee Related
- 2009-05-13 DE DE112009001128T patent/DE112009001128T5/de not_active Withdrawn
- 2009-05-13 US US12/989,226 patent/US8507327B2/en not_active Expired - Fee Related
- 2009-05-13 JP JP2010512002A patent/JP5327219B2/ja not_active Expired - Fee Related
- 2009-05-13 WO PCT/JP2009/058927 patent/WO2009139417A1/ja active Application Filing
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02298073A (ja) * | 1989-05-12 | 1990-12-10 | Nippon Soken Inc | 半導体装置の製造方法 |
JPH0689936A (ja) * | 1992-09-09 | 1994-03-29 | Fuji Electric Co Ltd | 半導体装置の製造方法 |
JPH09213965A (ja) * | 1996-01-31 | 1997-08-15 | Sharp Corp | 半導体装置の製造方法 |
JP2001185727A (ja) * | 1999-10-15 | 2001-07-06 | Fuji Electric Co Ltd | 半導体装置およびその製造方法 |
JP2003124151A (ja) * | 2001-10-17 | 2003-04-25 | Disco Abrasive Syst Ltd | サファイア基板のダイシング方法 |
JP2004336008A (ja) * | 2003-04-16 | 2004-11-25 | Fuji Electric Holdings Co Ltd | 逆阻止型絶縁ゲート形バイポーラトランジスタおよびその製造方法 |
JP2004363517A (ja) * | 2003-06-09 | 2004-12-24 | Fuji Electric Holdings Co Ltd | 半導体ウェハのチップ化方法 |
JP2006156926A (ja) * | 2004-08-19 | 2006-06-15 | Fuji Electric Holdings Co Ltd | 半導体装置およびその製造方法 |
JP2006222359A (ja) * | 2005-02-14 | 2006-08-24 | Hitachi Cable Ltd | 発光ダイオードアレイの製造方法 |
JP2006303410A (ja) * | 2005-03-25 | 2006-11-02 | Fuji Electric Holdings Co Ltd | 半導体装置およびその製造方法 |
JP2007096078A (ja) * | 2005-09-29 | 2007-04-12 | Yokogawa Electric Corp | 半導体装置及び半導体装置の製造方法 |
JP2007273941A (ja) * | 2006-03-07 | 2007-10-18 | Sanyo Semiconductor Co Ltd | 半導体装置の製造方法 |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011187916A (ja) * | 2010-02-12 | 2011-09-22 | Fuji Electric Co Ltd | 逆阻止型絶縁ゲートバイポーラトランジスタの製造方法 |
US8809130B2 (en) | 2010-02-12 | 2014-08-19 | Fuji Electric Co., Ltd. | Reverse block-type insulated gate bipolar transistor manufacturing method |
US9355858B2 (en) | 2010-03-02 | 2016-05-31 | Fuji Electric Co., Ltd. | Method of manufacturing semiconductor device |
CN102194863A (zh) * | 2010-03-02 | 2011-09-21 | 富士电机控股株式会社 | 半导体器件和制造半导体器件的方法 |
JP2011181770A (ja) * | 2010-03-02 | 2011-09-15 | Fuji Electric Co Ltd | 半導体装置および半導体装置の製造方法 |
CN102254820A (zh) * | 2010-05-17 | 2011-11-23 | 富士电机株式会社 | 半导体器件的制造方法 |
JP2011243670A (ja) * | 2010-05-17 | 2011-12-01 | Fuji Electric Co Ltd | 半導体装置の製造方法 |
DE102011101457B4 (de) * | 2010-05-17 | 2015-06-11 | Fuji Electric Co., Ltd. | Verfahren zur Herstellung einer Halbleiteranordnung, insbesondere eines IGBTs |
US8399309B2 (en) | 2010-05-17 | 2013-03-19 | Fuji Electric Co., Ltd. | Semiconductor device manufacturing method |
DE102011101457A1 (de) | 2010-05-17 | 2011-11-17 | Fuji Electric Co., Ltd. | Verfahren zur Herstellung einer Halbleiteranordnung |
CN102280470A (zh) * | 2010-06-10 | 2011-12-14 | 富士电机株式会社 | 半导体器件和半导体器件制造方法 |
DE102011076272A1 (de) | 2010-06-10 | 2011-12-15 | Fuji Electric Co., Ltd. | Halbleiterbauelement und Verfahren zu dessen Herstellung |
JP2011258833A (ja) * | 2010-06-10 | 2011-12-22 | Fuji Electric Co Ltd | 半導体装置および半導体装置の製造方法 |
US8598688B2 (en) | 2010-06-10 | 2013-12-03 | Fuji Electric Co., Ltd. | Semiconductor device |
US8748225B2 (en) | 2010-06-10 | 2014-06-10 | Fuji Electric Co., Ltd. | Semiconductor device manufacturing method |
CN102456729A (zh) * | 2010-10-21 | 2012-05-16 | 富士电机株式会社 | 半导体器件及其制造方法 |
JP5655931B2 (ja) * | 2011-03-14 | 2015-01-21 | 富士電機株式会社 | 半導体装置の製造方法 |
WO2012124190A1 (ja) * | 2011-03-14 | 2012-09-20 | 富士電機株式会社 | 半導体装置の製造方法および半導体装置 |
JPWO2012124190A1 (ja) * | 2011-03-14 | 2014-07-17 | 富士電機株式会社 | 半導体装置の製造方法および半導体装置 |
US9905684B2 (en) | 2011-03-14 | 2018-02-27 | Fuji Electric Co., Ltd. | Semiconductor device having schottky junction between substrate and drain electrode |
US8999768B2 (en) | 2011-03-14 | 2015-04-07 | Fuji Electric Co., Ltd. | Semiconductor device manufacturing method |
JP2013012651A (ja) * | 2011-06-30 | 2013-01-17 | Fuji Electric Co Ltd | 逆阻止型絶縁ゲート型バイポーラトランジスタの製造方法 |
WO2013011548A1 (ja) * | 2011-07-15 | 2013-01-24 | 富士電機株式会社 | 半導体装置の製造方法 |
JPWO2013011548A1 (ja) * | 2011-07-15 | 2015-02-23 | 富士電機株式会社 | 半導体装置の製造方法 |
US9240456B2 (en) | 2011-07-15 | 2016-01-19 | Fuji Electric Co., Ltd. | Method for manufacturing semiconductor device |
JP2013125877A (ja) * | 2011-12-15 | 2013-06-24 | Fuji Electric Co Ltd | パワー半導体装置およびその製造方法 |
JP2013239600A (ja) * | 2012-05-15 | 2013-11-28 | Fuji Electric Co Ltd | 半導体装置の製造方法および半導体製造装置 |
JP2014143435A (ja) * | 2014-04-01 | 2014-08-07 | Fuji Electric Co Ltd | 半導体装置 |
JP2021029174A (ja) * | 2019-08-26 | 2021-03-01 | 株式会社フェニックスバイオ | ヒト脂肪肝モデル細胞 |
JP7039045B2 (ja) | 2019-08-26 | 2022-03-22 | 株式会社フェニックスバイオ | ヒト脂肪肝モデル細胞 |
Also Published As
Publication number | Publication date |
---|---|
JP5327219B2 (ja) | 2013-10-30 |
CN102903745B (zh) | 2015-10-14 |
DE112009001128T5 (de) | 2011-06-16 |
CN102037563A (zh) | 2011-04-27 |
CN102903745A (zh) | 2013-01-30 |
JPWO2009139417A1 (ja) | 2011-09-22 |
US8507327B2 (en) | 2013-08-13 |
US20110108883A1 (en) | 2011-05-12 |
CN102037563B (zh) | 2013-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5327219B2 (ja) | 半導体装置の製造方法 | |
JP5082211B2 (ja) | 半導体装置の製造方法 | |
JP4982948B2 (ja) | 半導体装置の製造方法 | |
JP5664820B1 (ja) | 半導体片の製造方法 | |
JP2009206502A (ja) | メサ型半導体装置及びその製造方法 | |
JP4857578B2 (ja) | 半導体装置の製造方法 | |
JP4901300B2 (ja) | 半導体装置の製造方法 | |
US8501549B2 (en) | Method of manufacturing a reverse blocking insulated gate bipolar transistor | |
JP5358960B2 (ja) | 半導体装置およびその製造方法 | |
JP5549532B2 (ja) | 半導体装置の製造方法 | |
JP5692241B2 (ja) | 逆阻止型半導体素子の製造方法 | |
JP6625386B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP4572529B2 (ja) | 半導体素子の製造方法 | |
JP2013125877A (ja) | パワー半導体装置およびその製造方法 | |
JP5382098B2 (ja) | 半導体装置の製造方法 | |
US11881406B2 (en) | Method of manufacturing a semiconductor device and semiconductor wafer | |
JP2005347644A (ja) | 半導体素子の製造方法 | |
JP2014143435A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980116546.0 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09746623 Country of ref document: EP Kind code of ref document: A1 |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2010512002 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12989226 Country of ref document: US |
|
RET | De translation (de og part 6b) |
Ref document number: 112009001128 Country of ref document: DE Date of ref document: 20110616 Kind code of ref document: P |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09746623 Country of ref document: EP Kind code of ref document: A1 |