KR950021018A - 반도체 기판 및 이를 이용한 반도체 장치 - Google Patents
반도체 기판 및 이를 이용한 반도체 장치 Download PDFInfo
- Publication number
- KR950021018A KR950021018A KR1019940035389A KR19940035389A KR950021018A KR 950021018 A KR950021018 A KR 950021018A KR 1019940035389 A KR1019940035389 A KR 1019940035389A KR 19940035389 A KR19940035389 A KR 19940035389A KR 950021018 A KR950021018 A KR 950021018A
- Authority
- KR
- South Korea
- Prior art keywords
- plane
- ion implantation
- substrate
- semiconductor substrate
- degrees
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 14
- 239000004065 semiconductor Substances 0.000 title claims abstract description 9
- 238000005468 ion implantation Methods 0.000 claims abstract description 9
- 238000000034 method Methods 0.000 claims abstract 2
- 230000005465 channeling Effects 0.000 abstract 2
- 239000013078 crystal Substances 0.000 abstract 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- High Energy & Nuclear Physics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Integrated Circuits (AREA)
- Junction Field-Effect Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
(100) 면의 근방에서는, (100) 면에 따른 (011) 면과 (011) 면인 (100) 형 결정 면들에 의한 면 채널링은 이온주입의 균일성을 저하시킨다. 그러므로, 기판의 주면은 (100) 면과 수직으로 교차하는 두개의 면과 3.5도 이상의 각도를 형성하는 결정방위에 수직한 면에 형성된다. 즉, 이온 주입장치와 이온 주입각도의 설정시의 변동을 고려하면, 범위 (104) 내의 표면 방위를 갖는 기판이 이용된다. 또한, (100) 면으로 부터 10 도 이하로 방위를 제한함으로써, 이온주입은 공정조건을 변경함이 없이 기판에 수직으로 행해질 수 있다. 이에 의해, 반도체 기판은 실리콘 기판의 표면에 수직방향으로 이온주입을 행하더라도 면채널링을 야기하지 않는다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 따른 반도체 기판의 일실시예에서의 표면 방위범위를 나타내는 평면도;
제4a 도 내지 제4b 도는 본 발명에 따른 반도체 기판의 제 1 실시예에 대해 고에너지 이온주입을 행하는 경우의 층 저항과 종래 기판에 대한 고에너지 이온 주입을 행하는 경우의 층 저항을 비교하여 나타내는 도면;
제5도는 제 4b 도의 반도체 기판의 깊이 방향으로 캐리어 프로파일을 나타내는 그래프;
Claims (3)
- (100) 면에 수직한<100>방향과 10도 이하의 각도를 형성하고, 상기 (100)면에 직교하는 (011)면 및 (011)면의 각각과 3.5도 이상이 각도들을 형성하는 면상에 한 주면을 갖는 반도체 기판.
- 제 1 항에 기재된 반도체 기판상에, 기판 표면에 대하여 수직방향으로 그 기판에 대해 이온주입을 행하는 이온 주입기술을 적용하여 소자를 형성함으로써 제조한 반도체 장치.
- ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP34494193A JP3145851B2 (ja) | 1993-12-20 | 1993-12-20 | 半導体基板及び半導体装置 |
JP93-344941 | 1993-12-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950021018A true KR950021018A (ko) | 1995-07-26 |
KR0143374B1 KR0143374B1 (ko) | 1998-08-17 |
Family
ID=18373194
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940035389A KR0143374B1 (ko) | 1993-12-20 | 1994-12-20 | 반도체 기판 및 이를 이용한 반도체 장치 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5838058A (ko) |
JP (1) | JP3145851B2 (ko) |
KR (1) | KR0143374B1 (ko) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6825543B2 (en) * | 2000-12-28 | 2004-11-30 | Canon Kabushiki Kaisha | Semiconductor device, method for manufacturing the same, and liquid jet apparatus |
GB0116310D0 (en) * | 2001-07-04 | 2001-08-29 | New Transducers Ltd | Contact sensitive device |
JP2003273016A (ja) * | 2002-01-11 | 2003-09-26 | Sharp Corp | 半導体膜およびその形成方法、並びに、その半導体膜を用いた半導体装置、ディスプレイ装置。 |
JP2004207571A (ja) * | 2002-12-26 | 2004-07-22 | Toshiba Corp | 半導体装置の製造方法、半導体製造装置及びステンシルマスク |
JP2004296496A (ja) * | 2003-03-25 | 2004-10-21 | Fujitsu Ltd | 半導体装置の製造方法 |
JP2004339003A (ja) * | 2003-05-15 | 2004-12-02 | Shin Etsu Handotai Co Ltd | シリコンエピタキシャルウェーハ及びシリコンエピタキシャルウェーハの製造方法 |
JP2005285518A (ja) | 2004-03-29 | 2005-10-13 | Toshiba Corp | イオン注入装置およびイオン注入方法 |
JP4789463B2 (ja) | 2004-12-28 | 2011-10-12 | キヤノン株式会社 | 光電変換装置とその製造方法,及び撮像システム |
JP4544360B2 (ja) * | 2008-10-24 | 2010-09-15 | トヨタ自動車株式会社 | Igbtの製造方法 |
JP5906463B2 (ja) | 2011-06-13 | 2016-04-20 | パナソニックIpマネジメント株式会社 | 半導体装置の製造方法 |
JP6588323B2 (ja) * | 2015-12-10 | 2019-10-09 | 住友重機械イオンテクノロジー株式会社 | イオン注入方法およびイオン注入装置 |
JP6644596B2 (ja) * | 2016-03-18 | 2020-02-12 | 住友重機械イオンテクノロジー株式会社 | イオン注入方法およびイオン注入装置 |
KR20220153127A (ko) * | 2017-04-20 | 2022-11-17 | 실텍트라 게엠베하 | 구성 요소가 제공된 고상 층의 두께를 감소시키는 방법 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61144017A (ja) * | 1984-12-18 | 1986-07-01 | Fujitsu Ltd | 半導体ウエハ |
JP2597976B2 (ja) * | 1985-03-27 | 1997-04-09 | 株式会社東芝 | 半導体装置及びその製造方法 |
JPS6433924A (en) * | 1987-07-29 | 1989-02-03 | Sony Corp | Semiconductor wafer |
JPH02177426A (ja) * | 1988-12-28 | 1990-07-10 | Hitachi Cable Ltd | 半導体ウェハの製造方法 |
JPH04343479A (ja) * | 1991-05-21 | 1992-11-30 | Nec Yamagata Ltd | 可変容量ダイオード |
-
1993
- 1993-12-20 JP JP34494193A patent/JP3145851B2/ja not_active Expired - Fee Related
-
1994
- 1994-12-20 KR KR1019940035389A patent/KR0143374B1/ko not_active IP Right Cessation
-
1996
- 1996-12-11 US US08/767,039 patent/US5838058A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5838058A (en) | 1998-11-17 |
JP3145851B2 (ja) | 2001-03-12 |
KR0143374B1 (ko) | 1998-08-17 |
JPH07172990A (ja) | 1995-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950021018A (ko) | 반도체 기판 및 이를 이용한 반도체 장치 | |
KR870005459A (ko) | 반도체장치 | |
KR950007032A (ko) | 반도체장치의 절연층 형성방법 및 그 형성장치 | |
WO1997024752A3 (en) | A method of manufacturing a high voltage gan-aln based semiconductor device and semiconductor device made | |
KR960015843A (ko) | 게이트 옥사이드 영역을 선택적으로 두껍게하기 위한 프로세스 | |
FR2358921B1 (ko) | ||
KR920008849A (ko) | 반도체 장치 제조방법 | |
KR890013786A (ko) | 비정질 실리콘 박막 트랜지스터 어레이 기판 및 그 제조방법 | |
KR890015417A (ko) | 불휘발성 반도체기억장치와 그 동작방법 및 제조방법 | |
KR960002872A (ko) | Soi 기판 및 그 제조 방법 | |
KR910019260A (ko) | 반도체장치및 그의 제조방법 | |
KR900003967A (ko) | 반도체 장치 및 그 제조 방법 | |
KR890004417A (ko) | 반도체 제조장치 | |
KR970031759A (ko) | 콘택 이미지 센서 | |
KR930001308A (ko) | 평행주사 이온 주입을 이용한 반도체 장치의 제조방법 | |
KR900003974A (ko) | 반도체장치의 제조방법 | |
KR860001489A (ko) | 반도체장치 | |
KR910001878A (ko) | 고 내압 특성을 갖고 있는 반도체 디바이스 및 그 제조방법 | |
KR910015005A (ko) | 반도체 디바이스 제조 방법 | |
KR920017213A (ko) | 반도체 장치의 소자격리 방법 | |
KR970018713A (ko) | 반도체 장치 및 그 제조 방법 | |
KR930017207A (ko) | Mosfet 제조방법 | |
KR890016634A (ko) | 반도체장치의 제조방법 | |
KR940020566A (ko) | 반도체 메모리장치의 제조방법 | |
KR980003803A (ko) | 위상 반전 마스크 및 그의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030320 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |