KR950007075A - 반도체 장치 및 제조방법 - Google Patents
반도체 장치 및 제조방법 Download PDFInfo
- Publication number
- KR950007075A KR950007075A KR1019940018378A KR19940018378A KR950007075A KR 950007075 A KR950007075 A KR 950007075A KR 1019940018378 A KR1019940018378 A KR 1019940018378A KR 19940018378 A KR19940018378 A KR 19940018378A KR 950007075 A KR950007075 A KR 950007075A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor device
- thin film
- substrate
- semiconductor
- wiring
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/0772—Physical layout of the record carrier
- G06K19/07728—Physical layout of the record carrier the record carrier comprising means for protection against impact or bending, e.g. protective shells or stress-absorbing layers around the integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5388—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates for flat cards, e.g. credit cards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6835—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during build up manufacturing of active devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68354—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2405—Shape
- H01L2224/24051—Conformal with the semiconductor or solid-state device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Theoretical Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Credit Cards Or The Like (AREA)
Abstract
신뢰성이 높고 저코스트인 반도체 장치에 관한 것으로서, 얇은 LSI를 사용한 IC카드에서 IC카드의 기계적 강도를 높이고 실장공정수를 저감해서 저코스트화를 도모하기 위해, 적어도 반도체 소자와 배선을 갖는 박막 반도체 장치에 있어서 반도체소자에 접촉하는 하면에 반도체 소자를 보호하기 위한 보호절연재료의 박막이 형성되고 보호절연막의 표면이 다른 기판에 접착되어 있으며, 반도체회로가 SOI웨이퍼상에 형성된 반도체회로의 박막, 이 박막 반도체회로를 반도체 회로가 형성되는 반대측에 접합하는 다른 기관, 이 다른 기판상에 미리 준비한 배선과 박막 반도체 회로의 배선과를 접속하는 경화성 도전재료로 이루어지는 것을 특징으로 한다.
이것에 의해, 보호절연막이 외부에 가장 가까운 반도체 소자의 이면으로부터 이온성 오염원이 침입하는 것을 방지하므로 신뢰성을 향상시킬 수가 있고, 얇은 LSI를 일반적으로 이온성 불순물이 다량 함유된 저렴한 유기 접착제를 사용해서 기판에 접착하는 것에 의해서 내구성을 향상시킬 수가 있고, 보호절연막으로서 질화실리콘을 사용하는 것에 의해 IC카드의 신뢰도가 향상한다는 효과가 얻어진다.
선택도;제6도
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 본 발명을 설명하기 위해 종래의 IC카드의 주요부를 도시한 도면.
제5도는 종래구조의 기판두계가 두꺼운 IC카드의 구부러진 상태를 도시한 단면도.
제6도는 본 발명의 실시예에 따른 반도체 장치의 주요부를 도시한 단면도.
Claims (17)
- 적어도 반도체 소자와 배선을 갖는 박막 반도체 장치에 있어서, 상기 반도체 소자의 하면에 형성된 보호절연재료의 박막과 상기 박막의 하면에 접착된 기판을 갖는 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 박막 반도체 장치는 실리콘 온 인슐레이터 웨이퍼상에 형성된 반도체 회로의 박막이고, 상기 기판은 박막 반도체 회로의 반도체 회로가 형성된 반대면에 접합되고, 또 상기 기판에 미리 마련된 배선과 상기 반도체 회로의 회선을 상호 접속하는 경화성 도전재료를 포함하는 것을 특징으로 하는 반도체 장치.
- 제2항에 있어서, 상기 반도체 소자는 상기 실리콘 온 인슐레이터 웨이퍼의 안쪽의 절연층을 경계로 해서 상기 실리콘 온 인슐레이터 웨이퍼의 주면측으로부터 인출된 박막 반도체 회로인 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 반도체 소자의 하면에 형성된 보호절연재료의 박막과 상기 기판은 서로 고무형상의 접착제에 의해 접합된 것을 특징으로 하는 반도체 장치.
- 제2항에 있어서, 상기 반도체 장치의 주면측이 지지기판에 접착된 후, 실리콘 온 인슐레이터 웨이퍼 기판이 연삭 또는 애칭에 의해 제거되는 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 보호 절연재료의 박막의 하면에 접착되는 상기 기판은 가요성이 있는 카드형상의 기판인 것을 특징으로 하는 반도체 장치.
- 제5항에 있어서, 상기 지지기판은 가요성이 있는 지지기판인 것을 특징으로 하는 반도체 장치.
- 제5항에 있어서, 상기 반도체 장치는 자외선 박리성의 접착제에 의해 상기 지지기판에 접착된 것을 특징으로 하는 반도체 장치.
- 제2항에 있어서, 상기 경화성 도전재료는 회전드럼에 의한 인쇄배선에 의해서 형성되는 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 보호절연재료의 박막의 하면에 접착된 기판과 동일한 두께를 갖는 기판은 상기 반도체 소자의 상면에 접착되는 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 반도체 소자는 상기 보호절연재료의 박막의 하면에 접착된 기판의 이면과 상기 반도체 소자의 상면에 접착된 기판의 표면으로부터 등거리로 배치된 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 반도체 자치의 두계가 760미크론 이상일 때 상기 박막 반도체소자의 두께는 110미크론 이하이고, 상기 반도체 장치의 두계가 500미크론 이상일 때 상기 박막 반도체 소자의 두께는 이하이며, 또 상기 반도체 장치의 두꼐가 250미크론 이상일 때 상기 박막 반도체 소자가 4미크론 이하로 되도록 구성된 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 반도체 장치의 두께가 250미크론 이하인 경우, 적어도 상기 박막 반도체 소자의 두께는 4미크론 이하로 되도록 구성된 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 박막 반도체 장치는 가요성이 있는 접착제에 의해서 상기 쌍방의 카드기판에 접착된 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 보호절연재료는 질화 실리콘인 것을 특징으로 하는 반도체 장치.
- 반도체 소자와 배선을 갖는 박막 반도체 장치의 제조방법으로서, 실리콘 온 인슐레이터 웨이퍼상에 박막반도체 회로를 형성하는 공정, 상기 실리콘 온 인슐레이터 웨이퍼의 이면으로부터 실리콘 기판을 에칭제거하는 공정, 박막 반도체 칩을 형성하는 공정, 이렇게 해서 형성된 박막 반도체 칩을 기판에 부착하는 공정 및 박막 반도체 칩과 기판 사이를 인쇄기술에 의해서 배선하는 공정을 포함하는 것을 특징으로 하는 박막 반도체 장치의 제조방법.
- 제16항에 있어서, 상기 인쇄기술에 의해 배선하는 공정에 있어서 회전드럼에 소정의 배선패턴의 도전성 잉크를 전사하고, 상기 회전드럼에 전사되는 도전성 잉크의 배선패턴을 상기 기판과 상기 기판에 부착된 박막 반도체 칩에 전사하는 것을 특징으로 하는 반도체 장치의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19326793 | 1993-08-04 | ||
JP93-193267 | 1993-08-04 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990029266A Division KR100332284B1 (ko) | 1993-08-04 | 1999-07-20 | 반도체장치 및 제조방법 |
KR1019990029265A Division KR100332285B1 (ko) | 1993-08-04 | 1999-07-20 | 반도체장치 및 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950007075A true KR950007075A (ko) | 1995-03-21 |
KR100332282B1 KR100332282B1 (ko) | 2002-09-04 |
Family
ID=16305104
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940018378A KR100332282B1 (ko) | 1993-08-04 | 1994-07-28 | 반도체장치및제조방법 |
KR1019990029266A KR100332284B1 (ko) | 1993-08-04 | 1999-07-20 | 반도체장치 및 제조방법 |
KR1019990029265A KR100332285B1 (ko) | 1993-08-04 | 1999-07-20 | 반도체장치 및 제조방법 |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990029266A KR100332284B1 (ko) | 1993-08-04 | 1999-07-20 | 반도체장치 및 제조방법 |
KR1019990029265A KR100332285B1 (ko) | 1993-08-04 | 1999-07-20 | 반도체장치 및 제조방법 |
Country Status (4)
Country | Link |
---|---|
US (4) | US5689136A (ko) |
EP (3) | EP1523039A1 (ko) |
KR (3) | KR100332282B1 (ko) |
DE (1) | DE69434234T2 (ko) |
Families Citing this family (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5689136A (en) * | 1993-08-04 | 1997-11-18 | Hitachi, Ltd. | Semiconductor device and fabrication method |
US5719437A (en) * | 1996-04-19 | 1998-02-17 | Lucent Technologies Inc. | Smart cards having thin die |
US6027958A (en) * | 1996-07-11 | 2000-02-22 | Kopin Corporation | Transferred flexible integrated circuit |
FR2756955B1 (fr) * | 1996-12-11 | 1999-01-08 | Schlumberger Ind Sa | Procede de realisation d'un circuit electronique pour une carte a memoire sans contact |
US6259158B1 (en) * | 1996-12-26 | 2001-07-10 | Hitachi, Ltd. | Semiconductor device utilizing an external electrode with a small pitch connected to a substrate |
FR2761498B1 (fr) * | 1997-03-27 | 1999-06-18 | Gemplus Card Int | Module electronique et son procede de fabrication et carte a puce comportant un tel module |
US6031269A (en) * | 1997-04-18 | 2000-02-29 | Advanced Micro Devices, Inc. | Quadruple gate field effect transistor structure for use in integrated circuit devices |
US5889302A (en) * | 1997-04-21 | 1999-03-30 | Advanced Micro Devices, Inc. | Multilayer floating gate field effect transistor structure for use in integrated circuit devices |
US5936280A (en) * | 1997-04-21 | 1999-08-10 | Advanced Micro Devices, Inc. | Multilayer quadruple gate field effect transistor structure for use in integrated circuit devices |
DE19750316A1 (de) * | 1997-11-13 | 1999-05-27 | Siemens Ag | Siliziumfolie als Träger von Halbleiterschaltungen als Teil von Karten |
JP2000099678A (ja) * | 1998-09-18 | 2000-04-07 | Hitachi Ltd | Icカード及びその製造方法 |
US6358782B1 (en) | 1998-10-20 | 2002-03-19 | Citizen Watch Co., Ltd. | Method of fabricating a semiconductor device having a silicon-on-insulator substrate and an independent metal electrode connected to the support substrate |
US6246010B1 (en) * | 1998-11-25 | 2001-06-12 | 3M Innovative Properties Company | High density electronic package |
DE69941548D1 (de) * | 1998-11-30 | 2009-11-26 | Hitachi Ltd | Verfahren zur Montage eines elektronischen Schaltungschips |
TW460927B (en) * | 1999-01-18 | 2001-10-21 | Toshiba Corp | Semiconductor device, mounting method for semiconductor device and manufacturing method for semiconductor device |
JP4460669B2 (ja) * | 1999-03-19 | 2010-05-12 | 株式会社東芝 | 半導体装置 |
US6617671B1 (en) | 1999-06-10 | 2003-09-09 | Micron Technology, Inc. | High density stackable and flexible substrate-based semiconductor device modules |
FR2796739B1 (fr) * | 1999-07-23 | 2001-11-02 | Gemplus Card Int | Procede pour la fabrication d'une carte a puce et produit obtenu |
FR2798225B1 (fr) * | 1999-09-03 | 2001-10-12 | Gemplus Card Int | Micromodule electronique et procede de fabrication et d'integration de tels micromodules pour la realisation de dispositifs portatifs |
US6197663B1 (en) | 1999-12-07 | 2001-03-06 | Lucent Technologies Inc. | Process for fabricating integrated circuit devices having thin film transistors |
US6320228B1 (en) | 2000-01-14 | 2001-11-20 | Advanced Micro Devices, Inc. | Multiple active layer integrated circuit and a method of making such a circuit |
JP2001203319A (ja) * | 2000-01-18 | 2001-07-27 | Sony Corp | 積層型半導体装置 |
US6433414B2 (en) * | 2000-01-26 | 2002-08-13 | Casio Computer Co., Ltd. | Method of manufacturing flexible wiring board |
JP3604988B2 (ja) * | 2000-02-14 | 2004-12-22 | シャープ株式会社 | 半導体装置およびその製造方法 |
JP2001222751A (ja) * | 2000-02-14 | 2001-08-17 | Toshiba Electric Appliance Co Ltd | 自動販売機温度制御装置 |
US6396138B1 (en) * | 2000-02-15 | 2002-05-28 | International Rectifier Corporation | Chip array with two-sided cooling |
US6743680B1 (en) | 2000-06-22 | 2004-06-01 | Advanced Micro Devices, Inc. | Process for manufacturing transistors having silicon/germanium channel regions |
US6429484B1 (en) | 2000-08-07 | 2002-08-06 | Advanced Micro Devices, Inc. | Multiple active layer structure and a method of making such a structure |
JP2002164358A (ja) * | 2000-11-28 | 2002-06-07 | Mitsubishi Electric Corp | 半導体装置用基材および半導体装置の製造方法 |
US6429145B1 (en) * | 2001-01-26 | 2002-08-06 | International Business Machines Corporation | Method of determining electrical properties of silicon-on-insulator wafers |
JP4094957B2 (ja) * | 2001-02-02 | 2008-06-04 | 株式会社ルネサステクノロジ | メモリカード |
DE10111028A1 (de) * | 2001-03-07 | 2002-09-19 | Infineon Technologies Ag | Chipkartenmodul |
DE10113769A1 (de) * | 2001-03-21 | 2002-10-02 | Infineon Technologies Ag | Halbleiterchip |
US6709935B1 (en) | 2001-03-26 | 2004-03-23 | Advanced Micro Devices, Inc. | Method of locally forming a silicon/geranium channel layer |
US8415208B2 (en) | 2001-07-16 | 2013-04-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and peeling off method and method of manufacturing semiconductor device |
JP3898077B2 (ja) * | 2001-11-13 | 2007-03-28 | 株式会社フジクラ | フレキシブルプリント配線板の製造方法 |
JP2004021814A (ja) * | 2002-06-19 | 2004-01-22 | Konica Minolta Holdings Inc | Icカードの作成方法及びicカード |
JP4062728B2 (ja) * | 2002-07-02 | 2008-03-19 | コニカミノルタホールディングス株式会社 | Icカード |
JP3866178B2 (ja) * | 2002-10-08 | 2007-01-10 | 株式会社ルネサステクノロジ | Icカード |
CN102529420B (zh) * | 2002-11-13 | 2014-05-07 | 日本冲信息株式会社 | 具有半导体薄膜的组合半导体装置 |
US7530491B2 (en) | 2003-01-03 | 2009-05-12 | American Express Travel Related Services Company, Inc. | Metal-containing transaction card and method of making the same |
US8033457B2 (en) | 2003-01-03 | 2011-10-11 | American Express Travel Related Services Company, Inc. | Metal-containing transaction card and method of making the same |
US7823777B2 (en) * | 2003-01-03 | 2010-11-02 | American Express Travel Related Services Company, Inc. | Metal-containing transaction card and method of making same |
US7667283B1 (en) | 2003-06-06 | 2010-02-23 | Northrop Grumman Systems Corporation | Coiled circuit camera |
US7868358B2 (en) * | 2003-06-06 | 2011-01-11 | Northrop Grumman Systems Corporation | Coiled circuit device with active circuitry and methods for making the same |
US7795647B2 (en) * | 2003-06-06 | 2010-09-14 | Northrop Grumman Systems Corporation | Curled semiconductor transistor |
US20080009687A1 (en) * | 2003-06-06 | 2008-01-10 | Smith Joseph T | Coiled circuit bio-sensor |
US7488994B2 (en) * | 2003-06-06 | 2009-02-10 | Northrop Grumman Corporation | Coiled circuit device and method of making the same |
EP1494167A1 (en) * | 2003-07-04 | 2005-01-05 | Koninklijke Philips Electronics N.V. | Flexible semiconductor device and identification label |
US7399274B1 (en) * | 2003-08-19 | 2008-07-15 | National Semiconductor Corporation | Sensor configuration for a capsule endoscope |
CN1856875A (zh) * | 2003-09-24 | 2006-11-01 | 皇家飞利浦电子股份有限公司 | 半导体器件及其制造方法、识别标签和信息载体 |
US7768405B2 (en) | 2003-12-12 | 2010-08-03 | Semiconductor Energy Laboratory Co., Ltd | Semiconductor device and manufacturing method thereof |
US7312125B1 (en) | 2004-02-05 | 2007-12-25 | Advanced Micro Devices, Inc. | Fully depleted strained semiconductor on insulator transistor and method of making the same |
US20080006684A1 (en) * | 2004-07-13 | 2008-01-10 | Koninklijke Philips Electronics, N.V. | Security Paper an Darticles Comprising Such Paper |
US7397066B2 (en) * | 2004-08-19 | 2008-07-08 | Micron Technology, Inc. | Microelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagers |
CN101010706B (zh) | 2004-09-03 | 2012-07-11 | 株式会社半导体能源研究所 | 健康数据收集***及半导体器件 |
US7190039B2 (en) * | 2005-02-18 | 2007-03-13 | Micron Technology, Inc. | Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers |
JP2006277178A (ja) * | 2005-03-29 | 2006-10-12 | Aruze Corp | ゲーム用カード |
US7232740B1 (en) | 2005-05-16 | 2007-06-19 | The United States Of America As Represented By The National Security Agency | Method for bumping a thin wafer |
DE102005038132B4 (de) | 2005-08-11 | 2008-04-03 | Infineon Technologies Ag | Chipmodul und Chipkarte |
US20100047959A1 (en) * | 2006-08-07 | 2010-02-25 | Emcore Solar Power, Inc. | Epitaxial Lift Off on Film Mounted Inverted Metamorphic Multijunction Solar Cells |
KR101378418B1 (ko) * | 2007-11-01 | 2014-03-27 | 삼성전자주식회사 | 이미지센서 모듈 및 그 제조방법 |
DE102009006165B4 (de) | 2009-01-26 | 2022-03-24 | Centropix Global Ag | Magnetfeldapplikator |
US8778199B2 (en) | 2009-02-09 | 2014-07-15 | Emoore Solar Power, Inc. | Epitaxial lift off in inverted metamorphic multijunction solar cells |
US8198739B2 (en) * | 2010-08-13 | 2012-06-12 | Endicott Interconnect Technologies, Inc. | Semi-conductor chip with compressible contact structure and electronic package utilizing same |
JP6331498B2 (ja) * | 2014-03-07 | 2018-05-30 | 富士通オプティカルコンポーネンツ株式会社 | 光モジュール |
KR102284652B1 (ko) | 2014-08-28 | 2021-08-02 | 삼성전자 주식회사 | 반도체 패키지 |
DE102015014408A1 (de) * | 2015-11-06 | 2017-05-11 | Giesecke & Devrient Gmbh | Stabile Chipkarte, Spulenanordnung und Verfahren zum Bereitstellen einer Chipkarte |
DE102016106698A1 (de) * | 2016-04-12 | 2017-10-12 | Infineon Technologies Ag | Chipkarte und Verfahren zum Herstellen einer Chipkarte |
US10438895B1 (en) | 2018-06-08 | 2019-10-08 | American Semiconductor, Inc. | Flexible micro-module |
US10860914B1 (en) | 2019-12-31 | 2020-12-08 | Capital One Services, Llc | Contactless card and method of assembly |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4337814A (en) * | 1980-09-22 | 1982-07-06 | Caterpillar Tractor Co. | Air valve conduit in the track wall of a tire |
NL191959B (nl) * | 1981-03-24 | 1996-07-01 | Gao Ges Automation Org | Identificatiekaart met IC-bouwsteen en dragerelement voor een IC-bouwsteen. |
DE3153768C2 (de) * | 1981-04-14 | 1995-11-09 | Gao Ges Automation Org | Ausweiskarte |
US4409471A (en) * | 1981-12-17 | 1983-10-11 | Seiichiro Aigo | Information card |
DE3151408C1 (de) * | 1981-12-24 | 1983-06-01 | GAO Gesellschaft für Automation und Organisation mbH, 8000 München | Ausweiskarte mit einem IC-Baustein |
JPS60209883A (ja) * | 1984-04-02 | 1985-10-22 | Toshiba Corp | Icカ−ド |
DE3420051A1 (de) * | 1984-05-29 | 1985-12-05 | GAO Gesellschaft für Automation und Organisation mbH, 8000 München | Datentraeger mit ic-baustein und verfahren zur herstellung eines derartigen datentraegers |
JPS61145696A (ja) * | 1984-12-19 | 1986-07-03 | Matsushita Electric Ind Co Ltd | Icカ−ド |
US5203078A (en) * | 1985-07-17 | 1993-04-20 | Ibiden Co., Ltd. | Printed wiring board for IC cards |
JPH074995B2 (ja) * | 1986-05-20 | 1995-01-25 | 株式会社東芝 | Icカ−ド及びその製造方法 |
JPS63134294A (ja) * | 1986-11-27 | 1988-06-06 | 株式会社東芝 | Icカ−ド及びその製造方法 |
FR2616270B1 (fr) * | 1987-06-05 | 1990-10-26 | Thomson Csf | Reseau de transistors predeposes, procede de realisation de ce reseau et d'un circuit electronique au moyen de ce reseau |
JPH01209195A (ja) * | 1988-02-18 | 1989-08-22 | Sumitomo Electric Ind Ltd | 非接触icカードとicカードリーダ |
US5208450A (en) * | 1988-04-20 | 1993-05-04 | Matsushita Electric Industrial Co., Ltd. | IC card and a method for the manufacture of the same |
GB8901189D0 (en) * | 1989-01-19 | 1989-03-15 | Avery W & T Limited | Portable electronic token |
AU626013B2 (en) * | 1988-07-04 | 1992-07-23 | Sony Corporation | A thin electronic device having an integrated circuit chip and a power battery and a method for producing same |
JPH0218096A (ja) * | 1988-07-06 | 1990-01-22 | Matsushita Electric Ind Co Ltd | Icカード |
JP2734025B2 (ja) | 1988-11-16 | 1998-03-30 | 富士通株式会社 | 大規模集積回路の製造方法 |
JPH02257626A (ja) * | 1989-03-30 | 1990-10-18 | Kyushu Electron Metal Co Ltd | 半導体基板の治具の結合装置 |
US5155068A (en) * | 1989-08-31 | 1992-10-13 | Sharp Kabushiki Kaisha | Method for manufacturing an IC module for an IC card whereby an IC device and surrounding encapsulant are thinned by material removal |
JPH0387299A (ja) * | 1989-08-31 | 1991-04-12 | Sharp Corp | Icカード |
JPH03150872A (ja) * | 1989-11-07 | 1991-06-27 | Ricoh Co Ltd | 完全密着型イメージセンサ |
US5362667A (en) * | 1992-07-28 | 1994-11-08 | Harris Corporation | Bonded wafer processing |
JPH0475379A (ja) * | 1990-07-17 | 1992-03-10 | Seiko Epson Corp | 半導体基板 |
US5347154A (en) * | 1990-11-15 | 1994-09-13 | Seiko Instruments Inc. | Light valve device using semiconductive composite substrate |
FR2671417B1 (fr) * | 1991-01-04 | 1995-03-24 | Solaic Sa | Procede pour la fabrication d'une carte a memoire et carte a memoire ainsi obtenue . |
JPH04340251A (ja) * | 1991-02-07 | 1992-11-26 | Fujitsu Ltd | 半導体装置の製造方法 |
GB2253591A (en) * | 1991-03-15 | 1992-09-16 | Gec Avery Ltd | Integrated circuit card |
JPH05291397A (ja) * | 1992-04-07 | 1993-11-05 | Toshiba Corp | コレットおよび半導体装置の製造方法 |
US5689136A (en) * | 1993-08-04 | 1997-11-18 | Hitachi, Ltd. | Semiconductor device and fabrication method |
JP3305843B2 (ja) * | 1993-12-20 | 2002-07-24 | 株式会社東芝 | 半導体装置 |
-
1994
- 1994-07-27 US US08/280,935 patent/US5689136A/en not_active Expired - Lifetime
- 1994-07-28 EP EP04025896A patent/EP1523039A1/en not_active Ceased
- 1994-07-28 KR KR1019940018378A patent/KR100332282B1/ko not_active IP Right Cessation
- 1994-07-28 EP EP98106339A patent/EP0862134B1/en not_active Expired - Lifetime
- 1994-07-28 DE DE69434234T patent/DE69434234T2/de not_active Expired - Fee Related
- 1994-07-28 EP EP94305580A patent/EP0637841A3/en not_active Withdrawn
-
1997
- 1997-07-03 US US08/888,123 patent/US6051877A/en not_active Expired - Fee Related
-
1999
- 1999-07-20 KR KR1019990029266A patent/KR100332284B1/ko not_active IP Right Cessation
- 1999-07-20 KR KR1019990029265A patent/KR100332285B1/ko not_active IP Right Cessation
-
2000
- 2000-04-04 US US09/542,296 patent/US6291877B1/en not_active Expired - Fee Related
-
2001
- 2001-09-18 US US09/953,913 patent/US6486541B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP1523039A1 (en) | 2005-04-13 |
EP0862134A3 (en) | 1999-04-14 |
EP0862134B1 (en) | 2005-01-12 |
DE69434234T2 (de) | 2005-12-08 |
EP0637841A2 (en) | 1995-02-08 |
KR100332282B1 (ko) | 2002-09-04 |
US6291877B1 (en) | 2001-09-18 |
KR100332285B1 (ko) | 2002-04-12 |
DE69434234D1 (de) | 2005-02-17 |
EP0637841A3 (en) | 1995-11-29 |
KR100332284B1 (ko) | 2002-04-12 |
US5689136A (en) | 1997-11-18 |
EP0862134A2 (en) | 1998-09-02 |
US6051877A (en) | 2000-04-18 |
US20020027274A1 (en) | 2002-03-07 |
US6486541B2 (en) | 2002-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950007075A (ko) | 반도체 장치 및 제조방법 | |
US4728751A (en) | Flexible electrical connection and method of making same | |
US5288950A (en) | Flexible wiring board and method of preparing the same | |
KR100649711B1 (ko) | Cof용 플렉서블 프린트배선판 및 그 제조방법 | |
KR890005830A (ko) | 반도체 장치 및 그 제조방법 | |
US4873123A (en) | Flexible electrical connection and method of making same | |
KR920001697A (ko) | 수직형 반도체 상호 접촉 방법 및 그 구조 | |
KR970060467A (ko) | 반도체장치 | |
KR100252051B1 (ko) | 휨 방지막을 구비하는 탭 테이프 | |
US4110598A (en) | Thermal printhead assembly | |
JPH08138774A (ja) | フレキシブル配線基板の接続構造 | |
TWI832687B (zh) | 側面電路結構及其製造方法 | |
KR101091889B1 (ko) | 연성회로기판 | |
EP0993042A3 (en) | Manufacturing a semiconductor device using a film substrate | |
US20080224331A1 (en) | Electronic device and method for manufacturing the same | |
KR20050014714A (ko) | 고신뢰성 칩 스케일 패키지 | |
KR950001199B1 (ko) | 감열 기록 소자 | |
KR960019683A (ko) | 반도체 장치 | |
JP3169039B2 (ja) | Tab用テープキャリア,及びその製造方法 | |
JPH05190593A (ja) | テープキャリア型半導体装置 | |
KR200179250Y1 (ko) | 반도체 마킹용 안티스테틱 라벨 | |
JPS586951B2 (ja) | 電子回路装置 | |
JPH0719858B2 (ja) | 混成集積回路装置の製造方法 | |
CN116997074A (zh) | 电路装置 | |
KR20210013141A (ko) | 패키지 구조 및 패키징 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A107 | Divisional application of patent | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080328 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |