KR880001180A - 인쇄회로장치 - Google Patents
인쇄회로장치 Download PDFInfo
- Publication number
- KR880001180A KR880001180A KR870005620A KR870005620A KR880001180A KR 880001180 A KR880001180 A KR 880001180A KR 870005620 A KR870005620 A KR 870005620A KR 870005620 A KR870005620 A KR 870005620A KR 880001180 A KR880001180 A KR 880001180A
- Authority
- KR
- South Korea
- Prior art keywords
- printed circuit
- circuit device
- chip
- circuit board
- semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
- H01L2924/16153—Cap enclosing a plurality of side-by-side cavities [e.g. E-shaped cap]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
- H01L2924/1617—Cavity coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Dispersion Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 의한 인쇄회로장치의 제1실시예를 도시하는 단면도. 제3도는 본 발명에 의한 인쇄회로장치의 제조과정을 도시하는 사시도. 제4도는 본 발명에 의한 인쇄회로 장치의 제2실시예를 도시하는 평면도.
Claims (16)
- 구성요소로서 (a)반도체소자 설치부위(23) 및 여러개의 전도성 배선층(22)을 표면에 구비하는 인쇄회로판(21), (b)상기 반도체소자 설치부위(23)에 고정 설치되고 표면에 여러개의 전극들을 구비하는 반도체 IC 칩(26), (C)상기 인쇄회로판(21)에 구비된 전도성 배선층(22)과 상기 IC 칩(26)에 구비된 전극을 전기적으로 상호연결하는 전선(27), (d)상기 전도성 배선층(22)의 표면에 형성된 접착층(25), (e)상기 IC 칩(26)을 밀폐시키기 위해 상기 접착층(25)으로서 상기 인쇄회로판(21)에 고정설치시킨 밀폐커버(28), 등을 구비하는 인쇄회로장치.
- 제1항에 있어서 상기 밀폐커버(28)는 열가소성 수지로 만들어지는 것을 특징으로 하는 인쇄회로장치.
- 제3항에 있어서 상기 열가소성 수지는 폴리에틸렌, 폴리프로필렌 및 폴리메틸펜텐중 어느 하나인 것을 특징으로 하는 인쇄회로장치.
- 제4항에있어서 상기 밀폐커버(28)는 2중 구조로되고 그 상층은 금속으로 만들어지는 것을 특징으로하는 인쇄회로장치.
- 구성요소로서 (a)반도체소자 설치부위(23) 및 여러개의 전도성 배선층(22)을 표면에 구비하는 인쇄회로판(21), (b)상기 반도체소자 설치부위(23)에 고정 설치되고, 여러개의 전극들을 표면에 구비하는 반도체IC 칩(26), (c) 상기 인쇄회로판(21)에 구비된 전도성 배선층(22)과 상기 IC 칩(26)에 구비된 상기 전극들을 전기적으로 상호연결하는 전선(27), (d)상기 전도성 배선층의 표면들에 각각 형성된 접착층(25), (e)상기 인쇄회로판(21)상에 고정설치되고 상기 반도체 IC 칩(26)을 둘러싸는 프레임(57), (f)상기 프레임(57)내의 상기 반도체 IC 칩(26)전체를 밀폐하기 위한 밀폐용 물질, (g)상기 프레임(57)가 상기 IC 칩(26)을 밀폐하기 위해 상기 인쇄회로(21)상에 접착층(25)으로서 고정 설치시킨 밀폐커버(28), 등을 구비하는 인쇄회로장치.
- 제5항에 있어서 상기 밀폐커버(28)는 열가소성 물질로 만들어지는 것을 특징으로 하는 인쇄회로장치.
- 제6항에있어서, 상기 열가소성 수지는 폴리에틸렌, 폴리프로필렌, 및 폴리메틸펜텐중의 하나인 것을 특징으로하는 인쇄회로장치.
- 제5항에있어서 상기 밀폐커버(28)는 2중의 구조이며, 그 상층은 금속으로 만들어지는 것을 특징으로하는 인쇄회로장치.
- 제5항에있어서 상기 밀폐용 물질은 에폭시 수지, 실리콘 수지, 및 폴리이미드수지 중 하나인 것을 특징으로 하는 인쇄회로장치.
- 제5항에있어서 상기 IC 칩(26)은 EPROM 칩이며, 상기 밀폐커버(28) 및 밀폐용 물질은 각각 자외선 투과 수지로 구성되는 것을 특징으로 하는 인쇄회로장치.
- 제5항에있어서 상기 밀폐용 물질은 실리콘 수지로 구성되며 상기 밀폐커버(28)는 폴리메틸펜텐수지로 구성되는 것을 특징으로하는 인쇄회로장치.
- 구성요소로서 (a) 여러개의 반도체소자 설치부위(23)와 그 주위에 배치된 여러개의 전도성 배선층(22)을 표면에 구비하는 인쇄회로판(21), (b) 상기 설치부위중 최소한 하나의 각각 고정 설치되고 그 표면에 여러개의 전극을 각각 구비하는 여러개의 반도체 IC 칩 (26), (c)상기 인쇄회로판(21)의 전도성 배선층과 상기 IC 칩(26)의 상기 전극들을 전기적으로 상호 연결하는 전선(27) (d)상기 전도성 배선층(22)에 각각 형성된 접착층(25), (e)상기 여러개의 IC 칩(26)을 수용하기 위한 여러개의 오목한부위(48a)를 구비하고 상기 여러개의 IC칩(26)을 밀폐하기 위하여, 상기 접착층(25)을 이용하여 상기 인쇄회로판(21)에 고정 설치한 밀폐커버(28), 등을 구비하는 인쇄회로장치.
- 제12항에 있어서 상기 인쇄회로판(21)은 위치고정용 구멍을 구비하며 상기 밀폐커버(28)는 상기 구멍에 해당하는 부위에 위치 고정용 돌출부(48c)를 구비하는 것을 특징으로 하는 인쇄회로장치.
- 제12항에 있어서 상기 밀폐커버(28)는 열가소성수지로 구성되는 것을 특징으로하는 인쇄회로장치.
- 제14항에 있어서 상기 열가소성 수지는 폴리에틸렌, 폴리프로필렌 및 폴리메틸펜텐중 하나인 것을 특징으로하는 인쇄회로장치.
- 제12항에 있어서 상기 밀폐커버(28)는 2중 구조이며, 그 상층은 금속으로 만들어지는 것을 특징으로 하는 인쇄회로장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61129488A JPS62286259A (ja) | 1986-06-04 | 1986-06-04 | 半導体装置およびその製造方法 |
JP61-129488 | 1986-06-04 | ||
JP129448 | 1986-06-04 | ||
JP61-157264 | 1986-07-04 | ||
JP157264 | 1986-07-04 | ||
JP61157264A JPS6313351A (ja) | 1986-07-04 | 1986-07-04 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR880001180A true KR880001180A (ko) | 1988-03-31 |
KR950013744B1 KR950013744B1 (ko) | 1995-11-15 |
Family
ID=26464859
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019870005620A KR950013744B1 (ko) | 1986-06-04 | 1987-06-03 | 인쇄회로장치 |
Country Status (2)
Country | Link |
---|---|
US (1) | US4814943A (ko) |
KR (1) | KR950013744B1 (ko) |
Families Citing this family (104)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH065637Y2 (ja) * | 1988-02-12 | 1994-02-09 | コーア株式会社 | チップ部品 |
US5075759A (en) * | 1989-07-21 | 1991-12-24 | Motorola, Inc. | Surface mounting semiconductor device and method |
JP2530056B2 (ja) * | 1989-09-14 | 1996-09-04 | 株式会社東芝 | 樹脂封止型半導体装置及びその製造方法 |
US5025114A (en) * | 1989-10-30 | 1991-06-18 | Olin Corporation | Multi-layer lead frames for integrated circuit packages |
US5182424A (en) * | 1989-10-31 | 1993-01-26 | Vlastimil Frank | Module encapsulation by induction heating |
JPH03211757A (ja) * | 1989-12-21 | 1991-09-17 | General Electric Co <Ge> | 気密封じの物体 |
US4967315A (en) * | 1990-01-02 | 1990-10-30 | General Electric Company | Metallized ceramic circuit package |
JPH0760837B2 (ja) * | 1990-03-13 | 1995-06-28 | 株式会社東芝 | 樹脂封止型半導体装置 |
US5173766A (en) * | 1990-06-25 | 1992-12-22 | Lsi Logic Corporation | Semiconductor device package and method of making such a package |
JPH04155378A (ja) * | 1990-10-18 | 1992-05-28 | Mitsubishi Electric Corp | 表示装置のフロントマスク |
US5175397A (en) * | 1990-12-24 | 1992-12-29 | Westinghouse Electric Corp. | Integrated circuit chip package |
US5139972A (en) * | 1991-02-28 | 1992-08-18 | General Electric Company | Batch assembly of high density hermetic packages for power semiconductor chips |
JP3009788B2 (ja) * | 1991-11-15 | 2000-02-14 | 日本特殊陶業株式会社 | 集積回路用パッケージ |
US5276414A (en) * | 1991-12-10 | 1994-01-04 | Mitsubishi Denki Kabushiki Kaisha | Moistureproof structure for module circuits |
EP0547807A3 (en) * | 1991-12-16 | 1993-09-22 | General Electric Company | Packaged electronic system |
US5831836A (en) * | 1992-01-30 | 1998-11-03 | Lsi Logic | Power plane for semiconductor device |
US5386342A (en) * | 1992-01-30 | 1995-01-31 | Lsi Logic Corporation | Rigid backplane formed from a moisture resistant insulative material used to protect a semiconductor device |
JP3254720B2 (ja) * | 1992-03-23 | 2002-02-12 | アイシン精機株式会社 | 回路基板装置 |
US5247424A (en) * | 1992-06-16 | 1993-09-21 | International Business Machines Corporation | Low temperature conduction module with gasket to provide a vacuum seal and electrical connections |
USRE42773E1 (en) | 1992-06-17 | 2011-10-04 | Round Rock Research, Llc | Method of manufacturing an enclosed transceiver |
TW332348B (en) * | 1992-06-23 | 1998-05-21 | Sony Co Ltd | Manufacturing method for solid state motion picture device provides a highly accurate and low cost solid state motion picture device by use of empty package made of resin. |
US7158031B2 (en) * | 1992-08-12 | 2007-01-02 | Micron Technology, Inc. | Thin, flexible, RFID label and system for use |
US5318855A (en) * | 1992-08-25 | 1994-06-07 | International Business Machines Corporation | Electronic assembly with flexible film cover for providing electrical and environmental protection |
US5493259A (en) * | 1992-10-13 | 1996-02-20 | The Whitaker Corporation | High voltage, low pass filtering connector with multiple ground planes |
US5289002A (en) * | 1992-11-20 | 1994-02-22 | Eastman Kodak Company | Optical sensor and method of production |
US5557144A (en) * | 1993-01-29 | 1996-09-17 | Anadigics, Inc. | Plastic packages for microwave frequency applications |
JP3161142B2 (ja) * | 1993-03-26 | 2001-04-25 | ソニー株式会社 | 半導体装置 |
JP3461204B2 (ja) * | 1993-09-14 | 2003-10-27 | 株式会社東芝 | マルチチップモジュール |
US5465481A (en) * | 1993-10-04 | 1995-11-14 | Motorola, Inc. | Method for fabricating a semiconductor package |
DE4340847A1 (de) * | 1993-11-26 | 1995-06-01 | Optosys Gmbh Berlin | Chipmodul und Verfahren zur Herstellung eines Chipmoduls |
JPH07212169A (ja) * | 1994-01-21 | 1995-08-11 | Nippon Carbide Ind Co Inc | 電子素子用パッケージ |
US5811050A (en) * | 1994-06-06 | 1998-09-22 | Gabower; John F. | Electromagnetic interference shield for electronic devices |
DE4423893C2 (de) * | 1994-07-07 | 1996-09-05 | Freudenberg Carl Fa | Flachdichtung mit flexibler Leiterplatte |
JPH08111478A (ja) * | 1994-10-06 | 1996-04-30 | Toshiba Corp | 樹脂封止型半導体装置 |
JP3414017B2 (ja) * | 1994-12-09 | 2003-06-09 | ソニー株式会社 | 半導体装置 |
US5583376A (en) * | 1995-01-03 | 1996-12-10 | Motorola, Inc. | High performance semiconductor device with resin substrate and method for making the same |
US5880525A (en) * | 1995-01-27 | 1999-03-09 | The Whitaker Corporation | Anodic aluminum oxide passive alignment structures |
US5612513A (en) * | 1995-09-19 | 1997-03-18 | Micron Communications, Inc. | Article and method of manufacturing an enclosed electrical circuit using an encapsulant |
US5720100A (en) * | 1995-12-29 | 1998-02-24 | Motorola, Inc. | Assembly having a frame embedded in a polymeric encapsulant and method for forming same |
US5731547A (en) * | 1996-02-20 | 1998-03-24 | International Business Machines Corporation | Circuitized substrate with material containment means and method of making same |
DE69718693T2 (de) * | 1996-03-08 | 2003-11-27 | Matsushita Electric Industrial Co., Ltd. | Elektronisches Bauteil und Herstellungsverfahren |
US5773895A (en) * | 1996-04-03 | 1998-06-30 | Intel Corporation | Anchor provisions to prevent mold delamination in an overmolded plastic array package |
KR100244708B1 (ko) * | 1996-12-10 | 2000-02-15 | 김영환 | 반도체 패키지 |
WO1998027411A1 (de) * | 1996-12-17 | 1998-06-25 | Laboratorium Für Physikalische Elektronik Institut Für Quantenelektronik | Verfahren zum aufbringen eines mikrosystems oder wandlers auf ein substrat und nach diesem verfahren herstellbare vorrichtung |
US5898219A (en) * | 1997-04-02 | 1999-04-27 | Intel Corporation | Custom corner attach heat sink design for a plastic ball grid array integrated circuit package |
US5972738A (en) * | 1997-05-07 | 1999-10-26 | Lsi Logic Corporation | PBGA stiffener package |
KR100266071B1 (ko) * | 1997-07-03 | 2000-09-15 | 윤종용 | 칩 온 보드 패키지용 인쇄회로기판 및 그를 이용한 칩 온 보드 패키지 |
US5959247A (en) * | 1997-07-22 | 1999-09-28 | Armstrong; Joseph H. | Low cost protective coating and method for a die-on-board electronic assembly |
US6980085B1 (en) * | 1997-08-18 | 2005-12-27 | Micron Technology, Inc. | Wireless communication devices and methods of forming and operating the same |
US6339385B1 (en) | 1997-08-20 | 2002-01-15 | Micron Technology, Inc. | Electronic communication devices, methods of forming electrical communication devices, and communication methods |
US5962810A (en) * | 1997-09-09 | 1999-10-05 | Amkor Technology, Inc. | Integrated circuit package employing a transparent encapsulant |
CA2255441C (en) * | 1997-12-08 | 2003-08-05 | Hiroki Sekiya | Package for semiconductor power device and method for assembling the same |
US6030423A (en) * | 1998-02-12 | 2000-02-29 | Micron Technology, Inc. | Thin profile battery bonding method and method of conductively interconnecting electronic components |
JPH11233531A (ja) * | 1998-02-17 | 1999-08-27 | Nec Corp | 電子部品の実装構造および実装方法 |
US6140707A (en) * | 1998-05-07 | 2000-10-31 | 3M Innovative Properties Co. | Laminated integrated circuit package |
US6092281A (en) | 1998-08-28 | 2000-07-25 | Amkor Technology, Inc. | Electromagnetic interference shield driver and method |
US6160713A (en) * | 1998-12-21 | 2000-12-12 | Motorola, Inc. | Circuit in a selective call radio with improved electromechanical interconnects |
US6594156B1 (en) * | 2000-04-24 | 2003-07-15 | Minimed Inc. | Device and method for circuit protection during radiation sterilization |
US20010033478A1 (en) * | 2000-04-21 | 2001-10-25 | Shielding For Electronics, Inc. | EMI and RFI shielding for printed circuit boards |
JP3915873B2 (ja) * | 2000-11-10 | 2007-05-16 | セイコーエプソン株式会社 | 光学装置の製造方法 |
EP1355351B1 (en) * | 2001-01-23 | 2018-05-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
AT410728B (de) * | 2001-02-09 | 2003-07-25 | Pollmann Austria Ohg | Verfahren zum einbetten zumindest einer flexiblen leiterbahnfolie in kunststoff, leiterbahneneinheitsowie einbettungseinheit hiefür |
US6614102B1 (en) | 2001-05-04 | 2003-09-02 | Amkor Technology, Inc. | Shielded semiconductor leadframe package |
US6707168B1 (en) * | 2001-05-04 | 2004-03-16 | Amkor Technology, Inc. | Shielded semiconductor package with single-sided substrate and method for making the same |
US8077861B2 (en) * | 2004-08-12 | 2011-12-13 | Cmla, Llc | Permutation data transform to enhance security |
DE10137619A1 (de) * | 2001-08-01 | 2003-02-27 | Infineon Technologies Ag | Abdeckelement für Baugruppen |
US6952046B2 (en) * | 2002-06-19 | 2005-10-04 | Foster-Miller, Inc. | Electronic and optoelectronic component packaging technique |
US20060152913A1 (en) * | 2002-08-14 | 2006-07-13 | Manuel Richey | Method and apparatus for reducing electromagnetic emissions from electronic circuits |
JP3938742B2 (ja) * | 2002-11-18 | 2007-06-27 | Necエレクトロニクス株式会社 | 電子部品装置及びその製造方法 |
SG157957A1 (en) * | 2003-01-29 | 2010-01-29 | Interplex Qlp Inc | Package for integrated circuit die |
CN1774959A (zh) * | 2003-04-15 | 2006-05-17 | 波零公司 | 用于印刷电路板的电磁干扰屏蔽 |
TWI376756B (en) * | 2003-07-30 | 2012-11-11 | Taiwan Semiconductor Mfg | Ground arch for wirebond ball grid arrays |
US6982480B2 (en) * | 2003-07-31 | 2006-01-03 | The Boeing Company | Near hermetic packaging of gallium arsenide semiconductor devices and manufacturing method therefor |
US7813145B2 (en) * | 2004-06-30 | 2010-10-12 | Endwave Corporation | Circuit structure with multifunction circuit cover |
JP4919146B2 (ja) * | 2005-09-27 | 2012-04-18 | 独立行政法人産業技術総合研究所 | スイッチング素子 |
DE102005047856B4 (de) * | 2005-10-05 | 2007-09-06 | Infineon Technologies Ag | Halbleiterbauteil mit in Kunststoffgehäusemasse eingebetteten Halbleiterbauteilkomponenten, Systemträger zur Aufnahme der Halbleiterbauteilkomponenten und Verfahren zur Herstellung des Systemträgers und von Halbleiterbauteilen |
US7382620B2 (en) * | 2005-10-13 | 2008-06-03 | International Business Machines Corporation | Method and apparatus for optimizing heat transfer with electronic components |
US7358836B2 (en) * | 2006-03-29 | 2008-04-15 | Eaton Corporation | Shield, and printed circuit board and electrical apparatus employing the same |
US7902644B2 (en) * | 2007-12-07 | 2011-03-08 | Stats Chippac Ltd. | Integrated circuit package system for electromagnetic isolation |
US8947883B2 (en) * | 2007-12-27 | 2015-02-03 | Sandisk Technologies Inc. | Low profile wire bonded USB device |
FR2947713B1 (fr) * | 2009-07-08 | 2011-09-09 | Sferic Stellite | Procede d'integration d'un composant rfid dans un substitut de prothese ou d'implant ou dans un instrument chirurgical en polymere ou en plastique |
DE102009047681A1 (de) * | 2009-12-08 | 2011-06-09 | Robert Bosch Gmbh | Schaltungsmodul und Verfahren zur Herstellung eines solchen Schaltungsmoduls |
US8143110B2 (en) * | 2009-12-23 | 2012-03-27 | Intel Corporation | Methods and apparatuses to stiffen integrated circuit package |
JP2011176112A (ja) * | 2010-02-24 | 2011-09-08 | Renesas Electronics Corp | 半導体集積回路及びその製造方法 |
JP5115594B2 (ja) * | 2010-06-23 | 2013-01-09 | 株式会社デンソー | 半導体モジュール |
DE102011004544B4 (de) * | 2011-02-22 | 2013-06-13 | Semikron Elektronik Gmbh & Co. Kg | Schaltungsanordnung |
AU2013208114B2 (en) | 2012-01-10 | 2014-10-30 | Hzo, Inc. | Masks for use in applying protective coatings to electronic assemblies, masked electronic assemblies and associated methods |
WO2013192222A2 (en) | 2012-06-18 | 2013-12-27 | Hzo, Inc. | Systems and methods for applying protective coatings to internal surfaces of fully assembled electronic devices |
US10449568B2 (en) | 2013-01-08 | 2019-10-22 | Hzo, Inc. | Masking substrates for application of protective coatings |
JP6034884B2 (ja) | 2013-01-08 | 2016-11-30 | エイチズィーオー・インコーポレーテッド | 基板からの保護被覆選択部分の除去 |
US9894776B2 (en) | 2013-01-08 | 2018-02-13 | Hzo, Inc. | System for refurbishing or remanufacturing an electronic device |
US9647997B2 (en) | 2013-03-13 | 2017-05-09 | Nagrastar, Llc | USB interface for performing transport I/O |
US9888283B2 (en) | 2013-03-13 | 2018-02-06 | Nagrastar Llc | Systems and methods for performing transport I/O |
USD759022S1 (en) | 2013-03-13 | 2016-06-14 | Nagrastar Llc | Smart card interface |
USD729808S1 (en) * | 2013-03-13 | 2015-05-19 | Nagrastar Llc | Smart card interface |
USD758372S1 (en) * | 2013-03-13 | 2016-06-07 | Nagrastar Llc | Smart card interface |
US9627229B2 (en) * | 2013-06-27 | 2017-04-18 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming trench and disposing semiconductor die over substrate to control outward flow of underfill material |
USD780763S1 (en) * | 2015-03-20 | 2017-03-07 | Nagrastar Llc | Smart card interface |
KR101990148B1 (ko) * | 2015-04-14 | 2019-06-19 | 에스케이하이닉스 주식회사 | 반도체 패키지 |
USD864968S1 (en) | 2015-04-30 | 2019-10-29 | Echostar Technologies L.L.C. | Smart card interface |
US9896330B2 (en) | 2016-01-13 | 2018-02-20 | Texas Instruments Incorporated | Structure and method for packaging stress-sensitive micro-electro-mechanical system stacked onto electronic circuit chip |
US10861741B2 (en) * | 2017-11-27 | 2020-12-08 | Texas Instruments Incorporated | Electronic package for integrated circuits and related methods |
US11538767B2 (en) | 2017-12-29 | 2022-12-27 | Texas Instruments Incorporated | Integrated circuit package with partitioning based on environmental sensitivity |
USD1033373S1 (en) * | 2023-03-05 | 2024-07-02 | Richao Yan | Circuit control box |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3110836A (en) * | 1961-03-16 | 1963-11-12 | Westinghouse Electric Corp | Electroluminescent device and method of making |
US3388465A (en) * | 1965-03-01 | 1968-06-18 | Burroughs Corp | Electronic assembly soldering process |
US3404215A (en) * | 1966-04-14 | 1968-10-01 | Sprague Electric Co | Hermetically sealed electronic module |
US3693252A (en) * | 1969-08-21 | 1972-09-26 | Globe Union Inc | A method of providing environmental protection for electrical circuit assemblies |
US3616533A (en) * | 1969-10-28 | 1971-11-02 | North American Rockwell | Method of protecting articles in high temperature environment |
US3756399A (en) * | 1971-08-30 | 1973-09-04 | Westinghouse Electric Corp | Skin package for an article and method of forming the package |
US4372037A (en) * | 1975-03-03 | 1983-02-08 | Hughes Aircraft Company | Large area hybrid microcircuit assembly |
US4029999A (en) * | 1975-04-10 | 1977-06-14 | Ibm Corporation | Thermally conducting elastomeric device |
US4159648A (en) * | 1977-11-03 | 1979-07-03 | Electromedics, Inc. | Electrical circuit board with directly attached display unit and method of assembling same |
JPS5588356A (en) * | 1978-12-27 | 1980-07-04 | Hitachi Ltd | Semiconductor device |
JPS5640668U (ko) * | 1979-09-07 | 1981-04-15 | ||
US4312116A (en) * | 1980-04-14 | 1982-01-26 | International Business Machines Corporation | Method of sealing an electronic module in a cap |
US4483067A (en) * | 1981-09-11 | 1984-11-20 | U.S. Philips Corporation | Method of manufacturing an identification card and an identification manufactured, for example, by this method |
JPS59138339A (ja) * | 1983-01-28 | 1984-08-08 | Toshiba Corp | 半導体装置 |
US4499333A (en) * | 1983-03-28 | 1985-02-12 | Printed Circuits International, Inc. | Electronic component cap and seal |
JPS59208800A (ja) * | 1983-05-12 | 1984-11-27 | 株式会社日立製作所 | 自動車用電子装置 |
US4567545A (en) * | 1983-05-18 | 1986-01-28 | Mettler Rollin W Jun | Integrated circuit module and method of making same |
JPS60117696A (ja) * | 1983-11-30 | 1985-06-25 | 沖電気工業株式会社 | Epromの実装構造 |
US4677528A (en) * | 1984-05-31 | 1987-06-30 | Motorola, Inc. | Flexible printed circuit board having integrated circuit die or the like affixed thereto |
JPS6151896A (ja) * | 1984-08-21 | 1986-03-14 | 株式会社村田製作所 | 電子部品連 |
US4727246A (en) * | 1984-08-31 | 1988-02-23 | Casio Computer Co., Ltd. | IC card |
US4649415A (en) * | 1985-01-15 | 1987-03-10 | National Semiconductor Corporation | Semiconductor package with tape mounted die |
US4736841A (en) * | 1985-02-20 | 1988-04-12 | Murata Manufacturing Co., Ltd. | Electronic component series |
US4696526A (en) * | 1985-07-26 | 1987-09-29 | Intel Corporation | Carrier for tape automated bonded semiconductor device |
-
1987
- 1987-06-02 US US07/057,385 patent/US4814943A/en not_active Expired - Lifetime
- 1987-06-03 KR KR1019870005620A patent/KR950013744B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950013744B1 (ko) | 1995-11-15 |
US4814943A (en) | 1989-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880001180A (ko) | 인쇄회로장치 | |
KR920001701A (ko) | 반도체 장치 및 그 제조방법 | |
KR930017153A (ko) | 반도체 장치 | |
KR840006561A (ko) | 반도체장치 및 그 조립방법 | |
KR950004467A (ko) | 반도체장치 및 그 제조방법 | |
KR920010853A (ko) | 수지봉지형 반도체장치 | |
KR950007070A (ko) | 반도체 디바이스 패키지 제조 방법 | |
KR880011910A (ko) | 수지봉합형 집적회로장치 | |
KR880003427A (ko) | 반도체 장치 및 그에 사용되는 리드프레임 | |
KR940001363A (ko) | 로우 프로필 오버몰드된 패드 배열 반도체 디바이스 및 그 제조방법 | |
KR890007410A (ko) | 반도체 장치 | |
KR910008824A (ko) | 반도체소자패키지 및 반도체소자패키지 탑재배선회로기판 | |
KR920001697A (ko) | 수직형 반도체 상호 접촉 방법 및 그 구조 | |
KR920022431A (ko) | 반도체 장치용 패키지 | |
JPS55111151A (en) | Integrated circuit device | |
KR880005685A (ko) | 혼성집적회로 | |
KR960002775A (ko) | 수지-봉합(resin-sealed) 반도체 소자 | |
KR970072343A (ko) | 테이프 캐리어 패키지 및 이 테이프 캐리어 패키지를 포함하는 액정표시장치 | |
KR960019683A (ko) | 반도체 장치 | |
KR910007117A (ko) | 수지밀봉형 반도체장치 | |
KR960039417A (ko) | 반도체장치 및 그 제조방법 및 전자장치 | |
KR920017219A (ko) | 반도체장치와 반도체장치의 제조방법 및 테이프 캐리어 | |
KR910017598A (ko) | 반도체 장치의 실장 구조 | |
KR910008828A (ko) | 반도체소자패키지 | |
KR960005965A (ko) | 반도체 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20011107 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |