KR870000705A - 반도체 기억 장치 - Google Patents
반도체 기억 장치 Download PDFInfo
- Publication number
- KR870000705A KR870000705A KR1019850009271A KR850009271A KR870000705A KR 870000705 A KR870000705 A KR 870000705A KR 1019850009271 A KR1019850009271 A KR 1019850009271A KR 850009271 A KR850009271 A KR 850009271A KR 870000705 A KR870000705 A KR 870000705A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- memory device
- address
- semiconductor memory
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/16—Protection against loss of memory contents
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
- G11C16/3445—Circuits or methods to verify correct erasure of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
- G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/52—Protection of memory contents; Detection of errors in memory contents
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 일 실시예인 반도체 기억장치의 구성을 나타내는 블럭도.
제2도는 본 발명의 일 실시예인 반도체 기억장치의 데이터 기입동작을 나타낸 플로우챠트.
제4도는 반도체 기억장치에 있어서의 제어신호의 타이밍을 나타낸 파형도.
* 도면의 주요부분에 대한 부호의 설명
12 : 컴패레이터 13 : 기입/소거 제어회로
14 : 입력 데이터 검출회로 15 : 제2의 컬럼 어드레스 래치
16 : 제2의 데이터 래치
Claims (5)
- 어드레스 신호에 의한 선택된 기억소자에로 데이터를 기입하는 기능을 적게하는 일도 있을 수 있는 반도체 기억장치로서 기입될 데이터가 미리 정해진 값을 포함하는지 아니하는 지를 검출하는 데이터 검출수단과 상기 데이터 검출수단으로 부터의 검출신호에 응답하여 상기 미리 정해진 값을 포함한 데이터의 어드레스를 래치하는 어드레스 래치 수단과 상기 데이터 검출수단에서의 검출신호에 응답하여 상기 미리 정해진 값을 포함한 데이터를 래치하는 데이터 래치 수단과 상기 어드레스 래치 수단의 동작을 제어하는 신호를 발생하는 제어신호 발생수단과 상기 제어신호 발생수단에서의 제어신호에 응답하여 상기 어드레스 래치 수단에 래치된 어드레스가 지정하는 기억소자가 기억하는 데이터를 판독하는 데이터 판독 수단과 상기 데이터 판독 수단에서의 데이터와 상기 데이터 래치 수단으로 부터의 래치 데이터를 받아서 비교하는 비교 수단과를 갖추고 어드레스 신호에 의한 선택된 기억 소자에의 데이터의 기입의 확인을 확실히 행해지도록 한 반도체 기억장치.
- 제1항에 있어서 상기 기억소자는 진기적으로 기입/소거 가능한 프로그래머블 판독 전용의 기억 소자이며 상기 미리 정해진 값은 상기 전기적 기입/소거 가능한 프로그래머블한 판독 전용의 기억소자의 데이터 소거상태를 나타내는 값을 가지는 반도체 기억장치.
- 제1항 또는 제2항에 있어서 상기 어드레스 래치 수단이 래치하는 어드레스는 컬럼 어드레스로 되어있는 반도체 기억장치. .
- 제1, 2 또는 제3항에 어느 것에 기재된 반도체 기억장치에 있어서 상기 제어신호는 상기 기억소자에의 외부의 데이터의 기입을 제어하는 Ready/Busy 신호의 반전신호로 되어 있는 반도체 기억장치.
- 제1,2,3 또는 제4항의 어느 것에 기재의 반도체 장치에 있어서 상기 반도체 기억장치는 메이지 모드동작이 가능한 반도체 기억장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP136538 | 1982-08-05 | ||
JP13653885A JPH0713879B2 (ja) | 1985-06-21 | 1985-06-21 | 半導体記憶装置 |
JP60-136538 | 1985-06-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR870000705A true KR870000705A (ko) | 1987-02-20 |
KR910000618B1 KR910000618B1 (ko) | 1991-01-28 |
Family
ID=15177530
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019850009271A KR910000618B1 (ko) | 1985-06-21 | 1985-12-10 | 반도체기억장치 |
Country Status (3)
Country | Link |
---|---|
US (1) | US4811294A (ko) |
JP (1) | JPH0713879B2 (ko) |
KR (1) | KR910000618B1 (ko) |
Families Citing this family (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2513462B2 (ja) * | 1986-03-26 | 1996-07-03 | 株式会社日立製作所 | マイクロ・コンピユ−タ |
US5261110A (en) * | 1986-10-10 | 1993-11-09 | Hitachi, Ltd. | System for performing writes to non-volatile memory elements in a minimal time |
US4970692A (en) * | 1987-09-01 | 1990-11-13 | Waferscale Integration, Inc. | Circuit for controlling a flash EEPROM having three distinct modes of operation by allowing multiple functionality of a single pin |
US4879690A (en) * | 1987-09-07 | 1989-11-07 | Mitsubishi Denki Kabushiki Kaisha | Static random access memory with reduced soft error rate |
JP2635631B2 (ja) * | 1987-11-18 | 1997-07-30 | 株式会社東芝 | 不揮発性半導体メモリ装置 |
JPH07114076B2 (ja) * | 1987-10-20 | 1995-12-06 | シャープ株式会社 | 半導体記憶装置 |
US5034922A (en) * | 1987-12-21 | 1991-07-23 | Motorola, Inc. | Intelligent electrically erasable, programmable read-only memory with improved read latency |
GB2215156B (en) * | 1988-02-17 | 1991-11-27 | Intel Corp | Processor controlled command port architecture for flash memory |
US5053990A (en) * | 1988-02-17 | 1991-10-01 | Intel Corporation | Program/erase selection for flash memory |
US5222046A (en) * | 1988-02-17 | 1993-06-22 | Intel Corporation | Processor controlled command port architecture for flash memory |
US5268319A (en) | 1988-06-08 | 1993-12-07 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
GB2222461B (en) * | 1988-08-30 | 1993-05-19 | Mitsubishi Electric Corp | On chip testing of semiconductor memory devices |
DE3928902C2 (de) * | 1988-08-31 | 1996-01-25 | Mitsubishi Electric Corp | Halbleiterspeicher und Verfahren zum Betreiben desselben und Verwendung desselben in einem Video-RAM |
JP2648840B2 (ja) * | 1988-11-22 | 1997-09-03 | 株式会社日立製作所 | 半導体記憶装置 |
US5844842A (en) * | 1989-02-06 | 1998-12-01 | Hitachi, Ltd. | Nonvolatile semiconductor memory device |
US7447069B1 (en) | 1989-04-13 | 2008-11-04 | Sandisk Corporation | Flash EEprom system |
EP0618535B1 (en) | 1989-04-13 | 1999-08-25 | SanDisk Corporation | EEPROM card with defective cell substitution and cache memory |
US5278790A (en) * | 1989-05-15 | 1994-01-11 | Casio Computer Co., Ltd. | Memory device comprising thin film memory transistors |
JPH0357015A (ja) * | 1989-07-25 | 1991-03-12 | Nec Corp | 電子ディスクサブシステム |
US5077690A (en) * | 1989-08-09 | 1991-12-31 | Atmel Corporation | Memory input data test arrangement |
JPH03162800A (ja) * | 1989-08-29 | 1991-07-12 | Mitsubishi Electric Corp | 半導体メモリ装置 |
EP0418521A3 (en) * | 1989-09-20 | 1992-07-15 | International Business Machines Corporation | Testable latch self checker |
JP3253296B2 (ja) * | 1989-12-20 | 2002-02-04 | セイコーエプソン株式会社 | 記憶装置及びデータ処理装置 |
JPH03231320A (ja) * | 1990-02-06 | 1991-10-15 | Mitsubishi Electric Corp | マイクロコンピュータシステム |
US5200920A (en) * | 1990-02-08 | 1993-04-06 | Altera Corporation | Method for programming programmable elements in programmable devices |
JP2709751B2 (ja) * | 1990-06-15 | 1998-02-04 | 三菱電機株式会社 | 不揮発性半導体記憶装置およびそのデータ消去方法 |
JP2519585B2 (ja) * | 1990-07-03 | 1996-07-31 | 三菱電機株式会社 | 不揮発性半導体記憶装置 |
US5159599A (en) * | 1990-07-31 | 1992-10-27 | Sgs-Thomson Microelectronics, Inc. | High speed testing for programmable logic devices |
JP3408552B2 (ja) * | 1991-02-11 | 2003-05-19 | インテル・コーポレーション | 不揮発性半導体メモリをプログラム及び消去する回路とその方法 |
US5546561A (en) * | 1991-02-11 | 1996-08-13 | Intel Corporation | Circuitry and method for selectively protecting the integrity of data stored within a range of addresses within a non-volatile semiconductor memory |
US5295255A (en) * | 1991-02-22 | 1994-03-15 | Electronic Professional Services, Inc. | Method and apparatus for programming a solid state processor with overleaved array memory modules |
US5396468A (en) * | 1991-03-15 | 1995-03-07 | Sundisk Corporation | Streamlined write operation for EEPROM system |
US5224072A (en) * | 1991-04-04 | 1993-06-29 | Oki Electric Industry Co., Ltd. | Read-only memory with few programming signal lines |
US5428620A (en) * | 1991-05-09 | 1995-06-27 | Fuji Photo Optical Co., Ltd. | Data writing/reading device of camera |
US5289403A (en) * | 1991-07-08 | 1994-02-22 | Hewlett-Packard Company | Self-timed content addressable memory access mechanism with built-in margin test feature |
US5357462A (en) * | 1991-09-24 | 1994-10-18 | Kabushiki Kaisha Toshiba | Electrically erasable and programmable non-volatile semiconductor memory with automatic write-verify controller |
KR950003347B1 (ko) * | 1991-09-24 | 1995-04-10 | 가부시키가이샤 도시바 | 불휘발성 반도체 기억장치 |
JPH0589687A (ja) * | 1991-09-27 | 1993-04-09 | Nec Corp | 不揮発性半導体記憶装置 |
US5289430A (en) * | 1991-11-26 | 1994-02-22 | Texas Instruments Incorporated | Self latching input buffer |
US5412793A (en) * | 1991-12-03 | 1995-05-02 | Intel Corporation | Method for testing erase characteristics of a flash memory array |
US5369647A (en) * | 1991-12-16 | 1994-11-29 | Intel Corporation | Circuitry and method for testing a write state machine |
US5361227A (en) * | 1991-12-19 | 1994-11-01 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and memory system using the same |
US6781895B1 (en) * | 1991-12-19 | 2004-08-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and memory system using the same |
DE69232510T2 (de) * | 1991-12-27 | 2002-07-18 | Fujitsu Ltd., Kawasaki | Nicht-flüchtige Halbleiter-Speicher-Vorrichtung |
US5313421A (en) * | 1992-01-14 | 1994-05-17 | Sundisk Corporation | EEPROM with split gate source side injection |
US5712180A (en) * | 1992-01-14 | 1998-01-27 | Sundisk Corporation | EEPROM with split gate source side injection |
US7071060B1 (en) | 1996-02-28 | 2006-07-04 | Sandisk Corporation | EEPROM with split gate source side infection with sidewall spacers |
US6222762B1 (en) | 1992-01-14 | 2001-04-24 | Sandisk Corporation | Multi-state memory |
JPH05233464A (ja) * | 1992-02-25 | 1993-09-10 | Fuji Photo Film Co Ltd | Eepromのデータ書換方法およびeepromカード |
KR960000616B1 (ko) * | 1993-01-13 | 1996-01-10 | 삼성전자주식회사 | 불휘발성 반도체 메모리 장치 |
JPH06215590A (ja) * | 1993-01-13 | 1994-08-05 | Nec Ic Microcomput Syst Ltd | フラッシュ消去型不揮発性メモリ |
KR960002016B1 (ko) * | 1993-02-15 | 1996-02-09 | 금성일렉트론주식회사 | 반도체 기억소자의 테스트 모드회로 |
US5513136A (en) * | 1993-09-27 | 1996-04-30 | Intel Corporation | Nonvolatile memory with blocks and circuitry for selectively protecting the blocks for memory operations |
US5355347A (en) * | 1993-11-08 | 1994-10-11 | Turbo Ic, Inc. | Single transistor per cell EEPROM memory device with bit line sector page programming |
JP3737525B2 (ja) * | 1994-03-11 | 2006-01-18 | 株式会社東芝 | 半導体記憶装置 |
JP3176008B2 (ja) * | 1994-03-30 | 2001-06-11 | 株式会社東芝 | 半導体メモリ回路 |
US5781756A (en) * | 1994-04-01 | 1998-07-14 | Xilinx, Inc. | Programmable logic device with partially configurable memory cells and a method for configuration |
US5537357A (en) * | 1994-06-27 | 1996-07-16 | Intel Corporation | Method for preconditioning a nonvolatile memory array |
JPH08115598A (ja) * | 1994-10-18 | 1996-05-07 | Mitsubishi Denki Semiconductor Software Kk | 不揮発性半導体記憶装置及び半導体装置 |
US5748535A (en) * | 1994-10-26 | 1998-05-05 | Macronix International Co., Ltd. | Advanced program verify for page mode flash memory |
JP3216449B2 (ja) * | 1994-10-31 | 2001-10-09 | 安藤電気株式会社 | 半導体メモリの故障自己診断装置 |
US5490114A (en) * | 1994-12-22 | 1996-02-06 | International Business Machines Corporation | High performance extended data out |
US5633878A (en) * | 1995-01-20 | 1997-05-27 | Telefonaktiebolaget Lm Ericsson | Self-diagnostic data buffers |
KR100208433B1 (ko) * | 1995-12-27 | 1999-07-15 | 김영환 | 플래쉬 메모리 소자 및 그를 이용한 프로그램 방법 |
EP0782147A1 (en) * | 1995-12-29 | 1997-07-02 | STMicroelectronics S.r.l. | Method and programming device for detecting an error in a memory |
US5675540A (en) * | 1996-01-22 | 1997-10-07 | Micron Quantum Devices, Inc. | Non-volatile memory system having internal data verification test mode |
US5796657A (en) * | 1996-03-29 | 1998-08-18 | Aplus Integrated Circuits, Inc. | Flash memory with flexible erasing size from multi-byte to multi-block |
JP3200012B2 (ja) * | 1996-04-19 | 2001-08-20 | 株式会社東芝 | 記憶システム |
US6009038A (en) * | 1996-05-31 | 1999-12-28 | United Microelectronics Corporation | Addressing unit |
JPH09320269A (ja) * | 1996-05-31 | 1997-12-12 | Nippon Steel Corp | アドレス装置 |
US5754469A (en) * | 1996-06-14 | 1998-05-19 | Macronix International Co., Ltd. | Page mode floating gate memory device storing multiple bits per cell |
WO1997048101A1 (en) * | 1996-06-14 | 1997-12-18 | Macronix International Co., Ltd. | Floating gate memory device with low current page buffer |
US5835414A (en) * | 1996-06-14 | 1998-11-10 | Macronix International Co., Ltd. | Page mode program, program verify, read and erase verify for floating gate memory device with low current page buffer |
KR100193898B1 (ko) * | 1996-06-29 | 1999-06-15 | 김영환 | 플래쉬 메모리 장치 |
US5787484A (en) * | 1996-08-08 | 1998-07-28 | Micron Technology, Inc. | System and method which compares data preread from memory cells to data to be written to the cells |
US5784320A (en) * | 1996-09-27 | 1998-07-21 | Intel Corporation | Method and apparatus for reducing power consumption in a memory by employing a conditional write controller |
US5754567A (en) | 1996-10-15 | 1998-05-19 | Micron Quantum Devices, Inc. | Write reduction in flash memory systems through ECC usage |
JPH11176174A (ja) * | 1997-12-05 | 1999-07-02 | Sharp Corp | 不揮発性メモリの書き込み回路および不揮発性メモリ |
US6157979A (en) * | 1998-03-14 | 2000-12-05 | Advanced Technology Materials, Inc. | Programmable controlling device with non-volatile ferroelectric state-machines for restarting processor when power is restored with execution states retained in said non-volatile state-machines on power down |
JP3093723B2 (ja) * | 1998-04-22 | 2000-10-03 | 日本電気アイシーマイコンシステム株式会社 | 半導体集積回路 |
US5999451A (en) * | 1998-07-13 | 1999-12-07 | Macronix International Co., Ltd. | Byte-wide write scheme for a page flash device |
US6052307A (en) * | 1998-08-11 | 2000-04-18 | Texas Instruments Incorporated | Leakage tolerant sense amplifier |
JP2000353396A (ja) * | 1999-04-30 | 2000-12-19 | Stmicroelectronics Inc | メモリアレイのビット線及び関連回路をテストする技術 |
JP3755346B2 (ja) * | 1999-07-26 | 2006-03-15 | 富士通株式会社 | 不揮発性半導体記憶装置 |
US6359305B1 (en) | 1999-12-22 | 2002-03-19 | Turbo Ic, Inc. | Trench-isolated EEPROM flash in segmented bit line page architecture |
US6981091B2 (en) * | 2001-10-25 | 2005-12-27 | Xilinx,Inc. | Using transfer bits during data transfer from non-volatile to volatile memories |
US7114084B2 (en) * | 2002-03-06 | 2006-09-26 | Micron Technology, Inc. | Data controlled programmable power supply |
JP4287222B2 (ja) * | 2003-09-03 | 2009-07-01 | 株式会社東芝 | 不揮発性半導体記憶装置 |
JPWO2005093760A1 (ja) * | 2004-03-26 | 2008-02-14 | スパンション エルエルシー | 半導体装置および半導体装置にデータを書き込む方法 |
US7480195B2 (en) * | 2005-05-11 | 2009-01-20 | Micron Technology, Inc. | Internal data comparison for memory testing |
US7697267B2 (en) * | 2005-12-28 | 2010-04-13 | Showa Denko K.K. | Capacitor and method for manufacturing same |
US8997255B2 (en) | 2006-07-31 | 2015-03-31 | Inside Secure | Verifying data integrity in a data storage device |
US8352752B2 (en) * | 2006-09-01 | 2013-01-08 | Inside Secure | Detecting radiation-based attacks |
DE102007026691A1 (de) | 2007-06-08 | 2008-12-11 | Robert Bosch Gmbh | Verfahren und Steuergerät zum Betreiben eines nichtflüchtigen Speichers, insbesondere zum Einsatz in Kraftfahrzeugen |
US20090307140A1 (en) * | 2008-06-06 | 2009-12-10 | Upendra Mardikar | Mobile device over-the-air (ota) registration and point-of-sale (pos) payment |
US8583986B2 (en) * | 2008-12-17 | 2013-11-12 | Seagate Technology Llc | Solid-state memory with error correction coding |
US8862767B2 (en) | 2011-09-02 | 2014-10-14 | Ebay Inc. | Secure elements broker (SEB) for application communication channel selector optimization |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4460982A (en) * | 1982-05-20 | 1984-07-17 | Intel Corporation | Intelligent electrically programmable and electrically erasable ROM |
US4578751A (en) * | 1982-06-25 | 1986-03-25 | At&T Technologies, Inc. | System for simultaneously programming a number of EPROMs |
JPS60140597A (ja) * | 1983-12-28 | 1985-07-25 | Giichi Kuze | Epromプログラマ− |
-
1985
- 1985-06-21 JP JP13653885A patent/JPH0713879B2/ja not_active Expired - Lifetime
- 1985-12-10 KR KR1019850009271A patent/KR910000618B1/ko not_active IP Right Cessation
-
1986
- 1986-06-20 US US06/876,914 patent/US4811294A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR910000618B1 (ko) | 1991-01-28 |
JPH0713879B2 (ja) | 1995-02-15 |
US4811294A (en) | 1989-03-07 |
JPS61294565A (ja) | 1986-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR870000705A (ko) | 반도체 기억 장치 | |
KR930020467A (ko) | 불휘발성 반도체 기억장치 | |
KR960009220A (ko) | 불휘발성 메모리 및 그것을 이용한 메모리카드와 정보처리장치 및 불휘발성 메모리의 소프트웨어 라이트 프로텍트 제어방법 | |
KR900008527A (ko) | 반도체 기억장치 | |
KR970071274A (ko) | 개서 가능한 불휘발성 메모리를 갖는 마이크로컴퓨터 | |
KR840001729A (ko) | 디지탈 테스터 국부 메모리 데이타 저장 시스템 | |
KR940007884A (ko) | 반도체 장치 | |
KR870006466A (ko) | 컴퓨터용의 프로그램 지정 가능한 입력/출력 어드레스 제공회로 | |
KR910017293A (ko) | 마아크로 콘트롤러 | |
KR910001777A (ko) | 속도변환용 라인 메모리 | |
KR890015137A (ko) | 입출력 제어 시스템 | |
KR840006851A (ko) | 데이타 자동연속 처리회로 | |
KR940018871A (ko) | 어드레스 천이 검출 회로를 구비한 비휘발성 반도체 메모리 | |
KR970029059A (ko) | 불 휘발성 저장 장치 | |
KR870005377A (ko) | 기록 데이타 재생장치 | |
KR860003551A (ko) | 기 억 회 로 | |
KR950001291B1 (ko) | 불휘발성 메모리 | |
KR880013073A (ko) | 메모리 시스템 | |
KR900013621A (ko) | 반도체장치 | |
KR880014574A (ko) | 기준 셋팅회로 | |
KR960025777A (ko) | 프리챠지 회로를 갖는 반도체 메모리 디바이스 | |
KR880000859A (ko) | 마이크로 프로세서 | |
KR950034838A (ko) | 불휘발성 반도체 메모리 | |
KR870001524A (ko) | 마이크로 컴퓨우터를 사용하는 데이터처리 시스템 | |
KR970076822A (ko) | 반도체 기억 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19990123 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |