KR860007750A - 반도체 장치 - Google Patents
반도체 장치 Download PDFInfo
- Publication number
- KR860007750A KR860007750A KR1019860001004A KR860001004A KR860007750A KR 860007750 A KR860007750 A KR 860007750A KR 1019860001004 A KR1019860001004 A KR 1019860001004A KR 860001004 A KR860001004 A KR 860001004A KR 860007750 A KR860007750 A KR 860007750A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- collector
- transistor
- transistors
- base
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims 10
- 239000012535 impurity Substances 0.000 claims description 14
- 230000003071 parasitic effect Effects 0.000 claims description 2
- 239000000758 substrate Substances 0.000 claims 3
- 239000002131 composite material Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0623—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with bipolar transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 적용된 B1-MOS복합 스위칭 회로 도면으로, Vcc선으로부터 각 트랜지스터의 코렉터에 도달할 때 까지의 기생저항 Rcs11, Rcs12가 각 트랜지스터마다 접속되어 있는 상태를 도시한 도면.
제4도는 제3도에 있어서의 트랜지스터 T11, T12, MOSFET M21을 IC화한 경우의 디바이스의 단면도로서, 코렉터 전극 접속층 6a가 각 트랜지스터의 소정 간격을 가진 베이스 불순물 도입층 4,4′의 중앙에 마련되어 있는 상태를 도시한 도면.
제5도는 본 발명을 적용해서, 제3도에 도시한 Bi-MOS복합 스위칭 회로를 고집적으로 레이 아웃트한 상태를 도시한 디바이스 평면레이 아웃트 도면.
Claims (6)
- 다음 사항을 포함하는 반도체 장치. (a) 반도체 기판을 가진 서로 근접해서 위치하는 2개 이상의 코렉터 접지 NPN트랜지스터, 상기 각 트랜지스터는, 상기 반도체 기판내에 형성된 에미터 불순물 도입층,베이스 불순물 도입층, 코렉터 불순물 도입층으로 된다. (b) 상기 코렉터 불순물 도입층이 일정 전위선에 접속되는 접속부. (C) 상기 각 트랜지스터의 진성 코렉터 동작 영역, 상기 진성 코렉터 동작 영역은 상기 에미터 불순물 도입층의 아래쪽에 위치하는 코렉터 불순물 도입층이고, 여기에 있어서, 콘택트 포오션에서, 상기 각 트랜지스터 진성 코랙터 동작 영역에 도달할 때 까지의 임피던스는 각 트랜지스터마다 이 임피던스에 의해서 발생하는 전압 강하가 기생 트랜지스터의 동작 스렛쉬 홀드 전압을 초과하지 않도록 작게 설정하고, 또한 모든 것이 대략 동일하게 되어 있다.
- 특허청구의 범위 제1항 따른 반도체 장치에 있어서, 상기 2개 이상의 트랜지스터는, 버어티칼 NPN트랜지스터이고, 각 트랜지스터는, 베이스 불순물 도입층과 이 베이스 불순물 도입층내에 마련된 에미터 불순물 도입층을 가지며, 또한 각 트랜지스터의 코렉터 불순물 도입층으로 공통 이용되고, 또한 각 트랜지스터의 베이스 불순물 도입층 아래쪽으로 연재하는 제1 코렉터 층이 있고, 상기 각 트랜지스터의 베이스 불순물 도입층은 소정 간격을 두어, 반도체 기체내에 배치되어 있으며, 여기에서, 상기 일정전위선과 상기 제1 코렉터 층을 접속하기 위한 코렉터 전극 접속층은, 상기 각 트랜지스터의 베이스 불순물 도입층 사이에 마련된 소정 간격을 가진 스페이스의 대략 중앙에 마련된다.
- 특허청구의 범위 제2항 따른 반도체 기체내에는 상기 2개 이상의 코렉터 접지 NPN트랜지스터 이외에, 1개 이상의 바이폴러 소자 및 1개 이상의 MOS소자가 서로 매우 근접하여 마련되어 있다.
- 특허청구의 범위 제1항에 있어서, 상기 콜렉터 접지 NPN트랜지스터는 반도체기억 장치의 워드선 구동회로의 출력단 트랜지스터로서 사용된다.
- 특허청구의 범위 제4항에 있어서, 상기 반도체 기억 장치는 바이폴러 소자와 MOS소자에 의해서 형성되어 있다.
- 특허청구의 범위 제4항에 있어서, 워드선 구동회로는 바이폴러 소자와 MOS소자에 의해서 형성된다.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60058325A JP2845869B2 (ja) | 1985-03-25 | 1985-03-25 | 半導体集積回路装置 |
JP60-58325 | 1985-03-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR860007750A true KR860007750A (ko) | 1986-10-17 |
KR940000519B1 KR940000519B1 (ko) | 1994-01-21 |
Family
ID=13081137
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019860001004A KR940000519B1 (ko) | 1985-03-25 | 1986-02-13 | 반도체 장치 |
Country Status (3)
Country | Link |
---|---|
US (3) | US4672416A (ko) |
JP (1) | JP2845869B2 (ko) |
KR (1) | KR940000519B1 (ko) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2845869B2 (ja) * | 1985-03-25 | 1999-01-13 | 株式会社日立製作所 | 半導体集積回路装置 |
JPS62119936A (ja) * | 1985-11-19 | 1987-06-01 | Fujitsu Ltd | コンプリメンタリ−lsiチツプ |
JPH01256149A (ja) * | 1988-04-06 | 1989-10-12 | Hitachi Ltd | ゲートアレイ集積回路 |
JP2632420B2 (ja) * | 1989-02-23 | 1997-07-23 | 三菱電機株式会社 | 半導体集積回路 |
US5116777A (en) * | 1990-04-30 | 1992-05-26 | Sgs-Thomson Microelectronics, Inc. | Method for fabricating semiconductor devices by use of an N+ buried layer for complete isolation |
JPH0567753A (ja) * | 1991-04-17 | 1993-03-19 | Mitsubishi Electric Corp | 二重構造ウエルを有する半導体装置およびその製造方法 |
US5227657A (en) * | 1991-12-20 | 1993-07-13 | Intel Corporation | Base-emitter reverse bias protection for bicmos ic |
JPH06151859A (ja) * | 1992-09-15 | 1994-05-31 | Canon Inc | 半導体装置 |
DE69320033T2 (de) * | 1993-06-10 | 1998-12-03 | Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno, Catania | Monolitisch integrierte Struktur eines vertikalen Bipolar- und eines vertikalen MOSFET-Transistors |
JPH0795015A (ja) * | 1993-09-24 | 1995-04-07 | Mitsubishi Electric Corp | 半導体集積回路 |
US5591655A (en) * | 1995-02-28 | 1997-01-07 | Sgs-Thomson Microelectronics, Inc. | Process for manufacturing a vertical switched-emitter structure with improved lateral isolation |
US6798024B1 (en) * | 1999-07-01 | 2004-09-28 | Intersil Americas Inc. | BiCMOS process with low temperature coefficient resistor (TCRL) |
JP2001060668A (ja) * | 1999-07-01 | 2001-03-06 | Intersil Corp | 抵抗温度係数の小さい抵抗器(TCRL)による改善されたBiCMOSプロセス |
JP2002170888A (ja) * | 2000-11-30 | 2002-06-14 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
US6768183B2 (en) * | 2001-04-20 | 2004-07-27 | Denso Corporation | Semiconductor device having bipolar transistors |
US7800184B2 (en) * | 2006-01-09 | 2010-09-21 | International Business Machines Corporation | Integrated circuit structures with silicon germanium film incorporated as local interconnect and/or contact |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2523370B1 (fr) * | 1982-03-12 | 1985-12-13 | Thomson Csf | Transistor pnp fort courant faisant partie d'un circuit integre monolithique |
JPS5978554A (ja) * | 1982-10-27 | 1984-05-07 | Hitachi Ltd | 半導体集積回路装置及び単一チップマイクロコンピュータ |
JPS5984541A (ja) * | 1982-11-08 | 1984-05-16 | Hitachi Micro Comput Eng Ltd | 半導体装置 |
JPS5998656U (ja) * | 1982-12-22 | 1984-07-04 | 株式会社日立製作所 | 半導体集積回路装置 |
JPH0669142B2 (ja) * | 1983-04-15 | 1994-08-31 | 株式会社日立製作所 | 半導体集積回路装置 |
SE433787B (sv) * | 1983-07-15 | 1984-06-12 | Ericsson Telefon Ab L M | Multipel transistor med gemensam emitter och sparata kollektorer |
JP2845869B2 (ja) * | 1985-03-25 | 1999-01-13 | 株式会社日立製作所 | 半導体集積回路装置 |
-
1985
- 1985-03-25 JP JP60058325A patent/JP2845869B2/ja not_active Expired - Lifetime
-
1986
- 1986-02-13 KR KR1019860001004A patent/KR940000519B1/ko not_active IP Right Cessation
- 1986-03-25 US US06/843,614 patent/US4672416A/en not_active Expired - Fee Related
-
1987
- 1987-04-30 US US07/044,202 patent/US4868626A/en not_active Expired - Fee Related
-
1989
- 1989-08-29 US US07/399,952 patent/US5029323A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US4672416A (en) | 1987-06-09 |
JPS61218159A (ja) | 1986-09-27 |
US5029323A (en) | 1991-07-02 |
US4868626A (en) | 1989-09-19 |
KR940000519B1 (ko) | 1994-01-21 |
JP2845869B2 (ja) | 1999-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5652689A (en) | ESD protection circuit located under protected bonding pad | |
KR860007750A (ko) | 반도체 장치 | |
KR950012707A (ko) | 반도체 장치 | |
KR870003578A (ko) | Mos 트랜지스터 회로 | |
JPH037144B2 (ko) | ||
KR960009161A (ko) | 반도체 집적회로 | |
KR870006670A (ko) | 반도체 집적회로장치 | |
KR970053865A (ko) | 반도체장치 | |
JPS61276369A (ja) | 静電放電に対する保護のための装置 | |
US5798538A (en) | IGBT with integrated control | |
KR880002270A (ko) | 대규모 집적회로용 보호회로 | |
KR900013658A (ko) | Bi-CMOS반도체장치 | |
KR100445507B1 (ko) | 반도체회로 | |
KR880009448A (ko) | 반도체 집적회로 장치 | |
EP0352769A2 (en) | Input protection circuit for MOS device | |
JP2503670B2 (ja) | 半導体装置 | |
US5382837A (en) | Switching circuit for semiconductor device | |
JPS63148671A (ja) | 半導体集積回路装置の静電破壊防止装置 | |
KR850004355A (ko) | 직열 접속 트랜지스터를 가진 반도체 집적회로 | |
JPH0521714A (ja) | 過電圧保護回路 | |
KR870002539A (ko) | 신호처리회로 | |
KR100226741B1 (ko) | 정전기보호회로 | |
JPS63211757A (ja) | 半導体装置 | |
US5543642A (en) | P-channel transistor | |
JPS627160A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19971223 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |