JPH0519306B2 - - Google Patents

Info

Publication number
JPH0519306B2
JPH0519306B2 JP63024219A JP2421988A JPH0519306B2 JP H0519306 B2 JPH0519306 B2 JP H0519306B2 JP 63024219 A JP63024219 A JP 63024219A JP 2421988 A JP2421988 A JP 2421988A JP H0519306 B2 JPH0519306 B2 JP H0519306B2
Authority
JP
Japan
Prior art keywords
semiconductor element
resin
wiring board
conductor wiring
pressure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63024219A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01199440A (ja
Inventor
Tomohiko Suzuki
Izumi Okamoto
Shinsuke Nakamoto
Masayoshi Mihata
Kenzo Hatada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP63024219A priority Critical patent/JPH01199440A/ja
Publication of JPH01199440A publication Critical patent/JPH01199440A/ja
Publication of JPH0519306B2 publication Critical patent/JPH0519306B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/751Means for controlling the bonding environment, e.g. valves, vacuum pumps
    • H01L2224/75101Chamber
    • H01L2224/75102Vacuum chamber
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053Bonding environment
    • H01L2224/8309Vacuum
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83209Compression bonding applying isostatic pressure, e.g. degassing using vacuum or a pressurised liquid

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
JP63024219A 1988-02-04 1988-02-04 半導体装置の製造方法 Granted JPH01199440A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63024219A JPH01199440A (ja) 1988-02-04 1988-02-04 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63024219A JPH01199440A (ja) 1988-02-04 1988-02-04 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPH01199440A JPH01199440A (ja) 1989-08-10
JPH0519306B2 true JPH0519306B2 (ko) 1993-03-16

Family

ID=12132174

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63024219A Granted JPH01199440A (ja) 1988-02-04 1988-02-04 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPH01199440A (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1041694A (ja) * 1996-07-25 1998-02-13 Sharp Corp 半導体素子の基板実装構造及びその実装方法
JP4513235B2 (ja) * 2001-05-31 2010-07-28 ソニー株式会社 フリップチップ実装装置
JP4710205B2 (ja) * 2001-09-06 2011-06-29 ソニー株式会社 フリップチップ実装方法
US7456050B2 (en) * 2003-07-01 2008-11-25 Stmicroelectronics, Inc. System and method for controlling integrated circuit die height and planarity
JP4780023B2 (ja) * 2007-04-09 2011-09-28 日立化成工業株式会社 マルチチップモジュールの実装方法

Also Published As

Publication number Publication date
JPH01199440A (ja) 1989-08-10

Similar Documents

Publication Publication Date Title
JPH0519306B2 (ko)
JPH036828A (ja) 半導体装置
JP2003197853A5 (ko)
JP2903697B2 (ja) 半導体装置の製造方法及び半導体装置の製造装置
JPS63151033A (ja) 半導体装置の製造方法
JP2001308146A (ja) チップキャリアに半導体チップを取り付けるための装置
JPH034542A (ja) 半導体装置の製造方法
US5930652A (en) Semiconductor encapsulation method
JPH02122531A (ja) 電子部品の実装装置
JPH10173007A (ja) ベアチップ搭載装置
JPH0558660B2 (ko)
JPS62132331A (ja) 半導体装置の製造方法
JPH012331A (ja) 半導体装置の製造方法
JPH01160029A (ja) 半導体装置
JP3267071B2 (ja) Tab−セル圧着装置及び圧着方法
JPH04254343A (ja) 半導体装置の実装方法
JP2523641B2 (ja) 半導体装置
JPS62252946A (ja) 半導体装置の製造方法
JPH02110951A (ja) 半導体装置の製造方法および装置
JPH0629349A (ja) 半導体素子の実装方法
JPS63151031A (ja) 半導体装置の接続方法
JPH0797596B2 (ja) 半導体装置の製造方法
JPS63240036A (ja) 半導体装置の製造方法
JP2712654B2 (ja) 電子部品の実装構造及び製造方法
JPH0482240A (ja) 半導体装置の製造方法