JPH01160029A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH01160029A
JPH01160029A JP62319444A JP31944487A JPH01160029A JP H01160029 A JPH01160029 A JP H01160029A JP 62319444 A JP62319444 A JP 62319444A JP 31944487 A JP31944487 A JP 31944487A JP H01160029 A JPH01160029 A JP H01160029A
Authority
JP
Japan
Prior art keywords
lsi chip
wiring
electrode
insulating resin
projecting electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62319444A
Other languages
English (en)
Inventor
Hiroaki Fujimoto
博昭 藤本
Kenzo Hatada
畑田 賢造
Takao Ochi
岳雄 越智
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP62319444A priority Critical patent/JPH01160029A/ja
Priority to EP88311869A priority patent/EP0321239A3/en
Priority to KR1019880016786A priority patent/KR920002075B1/ko
Publication of JPH01160029A publication Critical patent/JPH01160029A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 産業上の利用分野 本発明は半導体装置に関し、特にマイクロコンピュータ
や、ゲートアレイ等の多電極、狭ピッチ+7)LS I
チップの実装に関するものである。
従来の技術 2 へ−7 従来の技術を第2図とともに説明する。
まず第2図(a)に示す様に、セラミック、ガラス゛ 
 等よシなる配線基板14の導体配線15を有する面に
、絶縁性樹脂13を塗布する。導体配線15は、0r−
Au、ム]、ITO等であり、絶縁性樹脂13は熱硬化
あるいは紫外線硬化のエポキシ、アクリル等である。次
に、第2図(b)に示す様にム田等よシなる突起電極1
2を有したLSIチップ11を、電極12と導体配線1
5が一致する様に配線基板14の絶縁性樹脂13が塗布
された領域に設置し加圧ツール16にてLSIチップ1
1を加圧する。この時、LSIチップ11の突起電極1
2は塑性変形し、絶縁性樹脂13は周囲に押し出され、
LSIチップ11の突起電極12と導体配線15は電気
的に接触する。次に加圧ツール16をLSIチップ11
に加圧した状態で、絶縁性樹脂13を硬化し、第2図(
C)に示す様に、加圧ツール16を解除する。この時、
LSIIチップ11は配線基板14に絶縁性樹脂によシ
固着されるとともに、LSIチップ11の塑性変形され
た突起電極3 ・\−7 12と導体配線15は接触によシミ見向に接続される。
発明が解決しようとする問題点 前述した従来の技術では、LSIチップの突起電極を塑
性変形させている為、LSIチップを固着している絶縁
性樹脂が熱膨張した際に、突起電極と導体配線間に、す
きまが生じ、電気的な接続不良が生じ、耐熱性の低いも
のである。
問題点を解決するための手段 本発明は前記問題点を解決する為に、LSIチップを配
線基板に加圧する際に、LSIチップの突起電極を弾性
変形にとどめておき、LSIチップの突起電極と導体配
線を接続するものである。
作用 LSIチップの突起電極の弾性変形である為、仮に、絶
縁性樹脂が膨張し、絶縁性樹脂の寸法変化も生じても突
起電極の弾性回復にょシ、導体配線と突起電極は常に接
触した状態を保持するものである。
実施例 本発明の一実施例を、第1図と共に説明する。
まず第1図(&)に示す様に、ガラス、セラミック等よ
りなり、導体配線5を有した、配線基板4の導体配線6
を含む領域に絶縁性樹脂3を塗布する。
配線基板4の厚みは、0.1〜2.Offπ程度1であ
り、導体配線5は、Cr−Au、A5.ITO等であシ
その厚みは0.1〜10μm程度である。絶縁性樹脂3
はアクリル、エポキシ等の光硬化型であり、塗布はデイ
スペンサー、印刷等を用いる。次に第1図(b)に示す
様に、Au、Cu、A7.In、In合金等よシなる突
起電極2を有した、LSIチップ1を、突起電極2と導
体配線5が一致する様に配線基板4の絶縁性樹脂3が塗
布された領域に設置する。突起電極2の厚みは5〜3o
μ程度であシその寸法は、3μ0〜60μ0程度である
。次に突起電極2が弾性変形状態でとどまる様に、加圧
ツール6にてLSIチップ1を加圧する。加圧力は、0
.59 /電極〜14/電極程度である。この時、絶縁
性樹脂3は周囲に押し出され、LSIチップ1の突起電
極2と導体配線6は電気的に接触する。
5i\−/ 次に、LSIチップ1を加圧した状態で、絶縁性樹脂3
を硬化する。硬化の方法は、配線基板4がガラス等の透
明基板の場合は、配線基板4裏面より紫外線を照射する
。また、セラミック等の不透明基板の場合は、LSIチ
ップ1の側面より紫外線を照射する。次に、第1図(c
) K示す様に、加圧ツール6を解除する。この時、L
SIチップ1は配線基板4に固着されると同時に、突起
電極4と導体配線5は接触によシミ見向に接続される。
発明の効果 本発明では、LSIチップの突起電極を弾性変形の状態
で、配線基板の導体配線に接触させており、絶縁性樹脂
に熱膨張による寸法変化が生じ、LSIチップと配線基
板間の寸法変化が生じても、突起電極は弾性回復するた
め、常に突起電極と導体配線は接触した状態が保持され
、耐熱性が高く信頼性の高いものである。よって、パー
クデバイス等への適用が可能となるものである。
【図面の簡単な説明】
第1図は本発明の一実施例方法の工程断面図、6 ・\
−1 第2図は従来の方法の工程断面図である。 1・・・・・・LSIチップ、2・・・・・・突起電極
、3・・・−・絶縁性樹脂、4・・・・・配線基板、5
・・・・−・導体配線、6・・・・−・加圧ツール。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名f−
L5xす1,7゜ 2−−−突起を詠 5−゛−杵俸配秩 II−−−1yエナツ7゜

Claims (2)

    【特許請求の範囲】
  1. (1)導体配線を有する絶縁性基板の前記導体配線と半
    導体素子の電極が一致する様に、前記半導体素子が、前
    記絶縁性基板に、前記半導体素子と前記絶縁性基板間に
    形成された絶縁性樹脂により、前記半導体素子の電極が
    弾性変形した状態で固着され、かつ前記半導体素子の電
    極と前記導体配線が接触により電気的に接続されてなる
    半導体装置。
  2. (2)半導体素子の電極が突起電極である特許請求の範
    囲第1項記載の半導体装置。
JP62319444A 1987-12-17 1987-12-17 半導体装置 Pending JPH01160029A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP62319444A JPH01160029A (ja) 1987-12-17 1987-12-17 半導体装置
EP88311869A EP0321239A3 (en) 1987-12-17 1988-12-15 Fabricating method of semiconductor device
KR1019880016786A KR920002075B1 (ko) 1987-12-17 1988-12-16 반도체장치의 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62319444A JPH01160029A (ja) 1987-12-17 1987-12-17 半導体装置

Publications (1)

Publication Number Publication Date
JPH01160029A true JPH01160029A (ja) 1989-06-22

Family

ID=18110268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62319444A Pending JPH01160029A (ja) 1987-12-17 1987-12-17 半導体装置

Country Status (3)

Country Link
EP (1) EP0321239A3 (ja)
JP (1) JPH01160029A (ja)
KR (1) KR920002075B1 (ja)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0449496B1 (en) * 1990-03-20 1994-07-20 Sharp Kabushiki Kaisha Method for mounting a semiconductor device
EP0644587B1 (en) * 1993-09-01 2002-07-24 Kabushiki Kaisha Toshiba Semiconductor package and fabrication method
US5886877A (en) 1995-10-13 1999-03-23 Meiko Electronics Co., Ltd. Circuit board, manufacturing method therefor, and bump-type contact head and semiconductor component packaging module using the circuit board
US6326241B1 (en) * 1997-12-29 2001-12-04 Visteon Global Technologies, Inc. Solderless flip-chip assembly and method and material for same
DE102004030813B4 (de) * 2004-06-25 2007-03-29 Infineon Technologies Ag Verfahren zur Verbindung einer integrierten Schaltung mit einem Substrat und entsprechende Schaltungsanordnung

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS601849A (ja) * 1983-06-17 1985-01-08 Sharp Corp 電子部品の接続方法
JPS60262430A (ja) * 1984-06-08 1985-12-25 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JPH0752741B2 (ja) * 1986-05-29 1995-06-05 松下電器産業株式会社 半導体装置

Also Published As

Publication number Publication date
EP0321239A3 (en) 1990-04-25
EP0321239A2 (en) 1989-06-21
KR890011079A (ko) 1989-08-12
KR920002075B1 (ko) 1992-03-10

Similar Documents

Publication Publication Date Title
JPH036828A (ja) 半導体装置
JPH0777227B2 (ja) 半導体装置の製造方法
JPH01160029A (ja) 半導体装置
JPH0362927A (ja) 半導体装置およびその製造方法
JP2001308146A (ja) チップキャリアに半導体チップを取り付けるための装置
JP2903697B2 (ja) 半導体装置の製造方法及び半導体装置の製造装置
JPS62281360A (ja) 半導体装置の製造方法
JPH0482241A (ja) 半導体装置
JP2827522B2 (ja) 半導体素子の取り外し方法及び取り外し治具
JPH02285650A (ja) 半導体装置及びその製造方法
JP2780499B2 (ja) 半導体装置の実装方法
JPS62132331A (ja) 半導体装置の製造方法
JPH034546A (ja) 半導体実装装置
JPH012331A (ja) 半導体装置の製造方法
JPH02155257A (ja) 半導体実装装置
JPH04171954A (ja) 半導体素子の剥離方法
JPS62244143A (ja) 半導体素子の電気的接続方法
JPS62281361A (ja) 半導体装置
JP3031134B2 (ja) 電極の接続方法
JPS63227029A (ja) 半導体装置の製造方法
JPS62252946A (ja) 半導体装置の製造方法
JPS63293839A (ja) 半導体装置
JPH02110951A (ja) 半導体装置の製造方法および装置
JP2841663B2 (ja) 半導体装置の実装構造及び実装方法
JPS63240036A (ja) 半導体装置の製造方法