JPH03167859A - Package for semiconductor-element - Google Patents

Package for semiconductor-element

Info

Publication number
JPH03167859A
JPH03167859A JP30860489A JP30860489A JPH03167859A JP H03167859 A JPH03167859 A JP H03167859A JP 30860489 A JP30860489 A JP 30860489A JP 30860489 A JP30860489 A JP 30860489A JP H03167859 A JPH03167859 A JP H03167859A
Authority
JP
Japan
Prior art keywords
external lead
lead terminal
semiconductor element
glass member
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP30860489A
Other languages
Japanese (ja)
Other versions
JP2736456B2 (en
Inventor
Hiroshi Matsumoto
弘 松本
Masaaki Iguchi
井口 公明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP1308604A priority Critical patent/JP2736456B2/en
Priority to US07/574,472 priority patent/US5168126A/en
Publication of JPH03167859A publication Critical patent/JPH03167859A/en
Application granted granted Critical
Publication of JP2736456B2 publication Critical patent/JP2736456B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To reduce an attenuation of a signal to a minimum at an external lead terminal to operate a semiconductor element normally and stably for a long term by a method wherein an insulating container, the external lead terminal and a glass member for sealing use are formed of prescribed materials. CONSTITUTION:An insulating substrate 1 and a lid body 2 which constitute an insulating container 3 are formed of a silicon carbide sintered substance. Glass members 6, for sealing use, applied to opposite main faces of the substrate 1 and the lid body 2 are formed of a glass which is composed of the following: 56.0 to 65.0wt.% of zinc oxide; 15.0 to 25.0wt.% of boron oxide; and 10.0 to 15.0wt.% of silica. External lead terminals 5 composed of a conductive material are arranged between the substrate 1 and the lid body 2; an electric conductivity of the terminals 5 is set at 20% (IACS) or higher and their coefficient of thermal expansion is set at 30 to 40X10<-7>/ deg.C. A semiconductor element 4 is fixed to the bottom of a recessed part in the substrate 1; individual electrodes of the element 4 are connected to the terminals 5 by using wires 7; the glass members 6 are melted, united and bonded.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は半導体素子を収容する半導体素子収納用パッケ
ージの改良に関するものである.(従来の技術) 従来、半導体素子を収容するためのパッケージ、特にガ
ラスの溶着によって封止するガラス封止型半導体素子収
納用パッケージは、vIi縁基体と蓋体とから戒り、内
部に半導体素子を収容する空所を有する絶縁容器と、該
容器内に収容ざれる半導体素子を外部電気回路に電気的
に接続するための外部リード端子とから構威されており
、絶縁基体及び蓋体の相対向する主面に予め封止用のガ
ラス部材を被着形或すると共に、絶縁基体主面に外部リ
ード端子を固定し、半導体素子の各電極と外部リード端
子とをワイヤボンド接続した後、絶縁基体及び蓋体のそ
れぞに被着させた封止用のガラス部材を溶融一体化させ
ることによって内部に半導体素子を気密に封止している
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to an improvement in a package for housing a semiconductor element. (Prior Art) Conventionally, a package for accommodating a semiconductor element, especially a glass-sealed semiconductor element accommodating package sealed by glass welding, has a vIi edge base body and a lid body, and a semiconductor element inside. It consists of an insulating container having a cavity for accommodating the insulating base and an external lead terminal for electrically connecting the semiconductor element housed in the container to an external electric circuit. A glass member for sealing is preliminarily applied to the main surface of the insulating substrate, and external lead terminals are fixed to the main surface of the insulating substrate, and each electrode of the semiconductor element and the external lead terminal are connected by wire bonding. The semiconductor element is hermetically sealed inside by melting and integrating sealing glass members attached to each of the base and the lid.

(発明が解決しようとする課題) しかし乍ら、この従来のガラス封止型半導体素子収納用
パッケージは通常、外部リード端子がコハール(29 
WtX Ni−16 WtX Co−55 WtXFe
合金)や42A11oy(42 HtX Ni−58 
WtZ Fe合金)の導電性材料から戒っており、該コ
バールや42A11oy等は導電率が低いことから以下
に述べる欠点を有する。
(Problem to be Solved by the Invention) However, in this conventional glass-sealed semiconductor element housing package, the external lead terminals are usually cohar (29 mm).
WtX Ni-16 WtX Co-55 WtXFe
alloy) and 42A11oy (42 HtX Ni-58
Kovar, 42A11oy, etc. have the following disadvantages due to their low conductivity.

即ち、 ■コバールや424 I toyはその導電率が3.0
〜3.5χ(IACS)と低い。そのためこのコバール
や42A l loy等から或る外部リード端子に信号
を伝搬させた場合、信号の伝搬速度が極めて遅いものと
なり、高速駆動を行う半導体素子はその収容が不可とな
ってしまう、 ■半導体素子収納用パッケージの内部に収容する半導体
素子の高密度化、高集積化の進展に伴い、半導体素子の
電極数が大幅に増大しており、半導体素子の各電極を外
部電気回路に接続する外部リード端子の線幅も極めて細
くなってきている。そのため外部リード端子は上記のに
記載のコバールや42A11oyの導電率が低いことと
相俊って電気抵抗が極めて大きなものになってきており
、外部リード端子に信号を伝搬させると、該外部リード
端子の電気抵抗に起因して信号が大きく減衰し、内部に
収容する半導体素子に信号を正確に人力することができ
ず、半導体素子に誤動作を生じさせてしまう、 等の欠点を有していた。
In other words, Kovar and 424 I toy have an electrical conductivity of 3.0.
It is low at ~3.5χ (IACS). Therefore, when a signal is propagated from this Kovar or 42Al loy to a certain external lead terminal, the signal propagation speed becomes extremely slow, making it impossible to accommodate semiconductor elements that drive at high speed. ■Semiconductor With the progress of higher density and higher integration of semiconductor elements housed inside element storage packages, the number of electrodes on semiconductor elements has increased significantly. The line width of lead terminals is also becoming extremely thin. Therefore, the electrical resistance of the external lead terminal has become extremely large due to the low conductivity of Kovar and 42A11oy described above, and when a signal is propagated to the external lead terminal, The signal is greatly attenuated due to the electrical resistance of the device, making it impossible to accurately transmit the signal to the semiconductor device housed inside, resulting in malfunction of the semiconductor device.

(発明の目的) 本発明は上記欠点に鑑み案出されたもので、その目的は
外部リード端子における信号の減衰を極小となし、内部
に収容する半導体素子への信号の入出力を確実に行うこ
とを可能として半導体素子を長期間にわたり正常、且つ
安定に作動させることができる半導体素子収納用パッケ
ージを提供することにある。
(Object of the Invention) The present invention was devised in view of the above drawbacks, and its purpose is to minimize the attenuation of signals at external lead terminals and ensure the input and output of signals to and from semiconductor elements housed inside. It is an object of the present invention to provide a package for storing a semiconductor element, which enables the semiconductor element to operate normally and stably for a long period of time.

また本発明の他の目的は高速駆動を行う半導体素子を収
容することができる半導体素子収納用パッケージを提供
することにある。
Another object of the present invention is to provide a semiconductor device storage package that can accommodate semiconductor devices that operate at high speed.

(課題を解決するための手段) 本発明は内部に半導体素子を収容するための空所を有す
る絶縁容器に外部リード端子をガラス部材を介して取着
して或る半導体素子収納用パンケージにおいて、前記絶
縁容器を炭化珪素質焼結体で、外部リード端子を熱膨張
係数30乃至40X10−’7℃、導電率20χ(IA
CS)以上の金属で、ガラス部材を酸化亜鉛55.0乃
至65.OWt$ 、酸化ホウ素15.0乃至25.0
Wt% 、シリカl060乃至15.OWtχから成る
ガラスで形成したことを特徴とするものである。
(Means for Solving the Problems) The present invention provides a semiconductor device storage pancase in which an external lead terminal is attached via a glass member to an insulating container having a cavity for accommodating a semiconductor device inside. The insulating container is made of silicon carbide sintered body, and the external lead terminal has a thermal expansion coefficient of 30 to 40X10-'7℃ and a conductivity of 20χ (IA
CS) or higher, the glass member is made of zinc oxide of 55.0 to 65. OWt$, boron oxide 15.0 to 25.0
Wt%, silica 1060 to 15. It is characterized in that it is made of glass made of OWtχ.

(実施例) 次に本発明を添付図面に基づき詳細に説明する。(Example) Next, the present invention will be explained in detail based on the accompanying drawings.

第1図及び第2図は本発明の半導体素子収納用パッケー
ジの一実施例を示し、1は絶縁基体、2は蓋体である。
FIGS. 1 and 2 show an embodiment of the semiconductor element storage package of the present invention, where 1 is an insulating base and 2 is a lid.

この絶縁基体1と蓋体2とにより絶縁容器3が構威され
る。
The insulating base 1 and the lid 2 constitute an insulating container 3.

前記絶縁基体1及び蓋体2はそれぞれの中央部に半導体
素子を収容する空所を形或するための凹部が設けてあ、
り、゛絶縁基体1の凹部底面には半導体素子4が樹脂、
ガラス、ロウ剤等の接着剤を介し取着固定される。
The insulating base body 1 and the lid body 2 are each provided with a recess in the center thereof to form a cavity for accommodating a semiconductor element,
``On the bottom of the recess of the insulating substrate 1, the semiconductor element 4 is covered with resin.
It is attached and fixed via adhesive such as glass or wax.

前記絶縁基体l及び蓋体2は炭化珪素質焼結体から戒り
、第1図に示すような絶縁基体1及び蓋体2に対応した
形状を有するプレス型内に、炭化珪素(SiC) 、ベ
リリア(Bed)等の原料籾末を充填させ、しかる後、
これに一定圧力を印加しながら約2000〜2200℃
の温度で加熱焼成することによって製作される。
The insulating base 1 and lid 2 are made of silicon carbide sintered body, and silicon carbide (SiC), After filling with raw material rice powder such as beryllia (Bed),
Approximately 2000 to 2200℃ while applying a constant pressure to this
It is manufactured by heating and firing at a temperature of .

尚、前記絶縁基体l及び蓋体2を形成する炭化珪素質焼
結体はその熱膨張係数が30乃至40X10−7/℃で
あり、後述する封止用ガラス部材の熱膨張係数との関係
において絶縁基体l及び蓋体2と封止用ガラス部材間に
大きな熱膨張の差が生じることはない。
The silicon carbide sintered body forming the insulating base 1 and the lid 2 has a thermal expansion coefficient of 30 to 40 x 10-7/°C, and in relation to the thermal expansion coefficient of the sealing glass member described later. A large difference in thermal expansion does not occur between the insulating base 1, the lid 2, and the sealing glass member.

また前記絶縁基体1及び蓋体2にはその相対向する主面
に封止用のガラス部材6が予め被着形成されており、該
絶縁基体1及び蓋体2の各々に被着されている封止用ガ
ラス部材6を加熱溶融させ一体化させることにより絶縁
容器3内の半導体素子4を気密に封止する。
Further, a sealing glass member 6 is formed in advance on the opposing main surfaces of the insulating base 1 and the lid 2, and is adhered to each of the insulating base 1 and the lid 2. The semiconductor element 4 inside the insulating container 3 is hermetically sealed by heating and melting the sealing glass member 6 to integrate it.

前記絶縁基体1及び蓋体2の相対向する主面に被着され
る封止用ガラス部材6は、酸化亜鉛55.0乃至65.
0れχ、酸化ホウ素15.0乃至25.OWtZ 、シ
リカ10.0乃至15.OWtχより形成されるガラス
より或り、上記各威分を所定の値となるように秤量混合
すると共に、該混合粉末を1200〜1300℃の温度
で加熱溶融させることによって製作される。このガラス
部材6の熱膨張係数は30乃至50X10−’/ ’C
である. 前記封止用ガラス部材6は、その熱膨張係数が30乃至
50X10−’/ ’Cであり、絶縁基体l及び蓋体2
の各々の熱膨張係数と近似することから絶縁基体l及び
蓋体2の各々に被着されている封止用ガラス部材6を加
熱溶融させ一体化させることにより絶縁容器3内の半導
体素子4を気密に封止する際、絶縁基体l及び蓋体2と
封止用ガラス部材6との間には両者の熱膨張係数の相違
に起因する熱応力が発生することは殆どなく、絶縁基体
lと蓋体2とを封止用ガラス部材6を介し強固に接合す
ることが可能となる。
The sealing glass member 6 attached to the opposing main surfaces of the insulating base 1 and the lid 2 is made of zinc oxide of 55.0 to 65.0%.
0reχ, boron oxide 15.0 to 25. OWtZ, silica 10.0 to 15. It is manufactured from glass made of OWtχ by weighing and mixing the above-mentioned components to a predetermined value, and heating and melting the mixed powder at a temperature of 1200 to 1300°C. The thermal expansion coefficient of this glass member 6 is 30 to 50X10-'/'C
It is. The sealing glass member 6 has a thermal expansion coefficient of 30 to 50X10-'/'C, and has a thermal expansion coefficient of 30 to 50X10-'/'C.
Since the coefficient of thermal expansion is similar to that of each of When sealing airtightly, there is almost no thermal stress generated between the insulating base l and lid 2 and the sealing glass member 6 due to the difference in coefficient of thermal expansion between the two. It becomes possible to firmly join the lid body 2 via the sealing glass member 6.

尚、前記封止用ガラス部材6は酸化亜鉛(ZnO)がs
s.owtχ未満であるとガラス化が困難となってガラ
ス部材6としての機能を喪失してしまい、また65.O
Wtχを越えるとガラスの結晶化が進んで絶縁容器3の
気密封止が困難となるため酸化亜鉛(ZnO)は55.
0乃至65.OWtχの範囲に限定される.また酸化ホ
ウ素(B*Os)が15.0Wt%未満であるとガラス
の結晶化が進んで絶縁容器3の気密封止が困難となり、
また25.0Wt%を越えるとガラスの耐薬品性が劣化
して絶縁容器3の気密封止の信頼性が大きく低下するた
め酸化ホウ素(BgOz)は15.0乃至25.0Wt
%の範囲に限定される。
The sealing glass member 6 is made of zinc oxide (ZnO).
s. If it is less than owtχ, it will be difficult to vitrify and the function as the glass member 6 will be lost, and 65. O
If Wtχ is exceeded, crystallization of the glass will progress and it will be difficult to hermetically seal the insulating container 3, so zinc oxide (ZnO) should be 55.
0 to 65. limited to the range of OWtχ. Moreover, if boron oxide (B*Os) is less than 15.0 Wt%, crystallization of the glass will progress and it will be difficult to hermetically seal the insulating container 3.
Moreover, if it exceeds 25.0 Wt%, the chemical resistance of the glass will deteriorate and the reliability of the hermetic seal of the insulating container 3 will be greatly reduced.
% range.

またシリカ(Si(h)が10.0Wt1未満であると
ガラスの結晶化が進んで絶縁容器3の気密封止が困難と
なり、また15.0Wt%を越えると絶縁容器3に外部
リード端子5をガラス部材6を介して取着する際、ガラ
スの溶融温度が上がり、絶縁容器3内部に収容する半導
体素子に熱劣化を招来させることからシリカ(St(h
)は10.0乃至15.0Wt% (7)範囲に限定さ
れる。
Furthermore, if the silica (Si(h) content is less than 10.0 Wt%, the crystallization of the glass will progress and it will be difficult to hermetically seal the insulating container 3. If it exceeds 15.0 Wt%, the external lead terminal 5 will not be connected to the insulating container 3. Silica (St(h)
) is limited to a range of 10.0 to 15.0 Wt% (7).

前記封止用ガラス部材6は前述した戒分から成るガラス
に適当な有機溶剤、溶媒を添加して得たガラスペースト
を従来周知の厚膜手法を採用することによって絶縁基体
1及び蓋体2の相対向する主面に被着形成される。
The sealing glass member 6 is made by applying a well-known thick film method to a glass paste obtained by adding an appropriate organic solvent or solvent to the glass made of the above-mentioned precepts, and then attaching the insulating base 1 and the lid 2 to each other. It is deposited and formed on the main surface facing the opposite direction.

前記絶縁基体1と蓋体2との間には導電性材料から或る
外部リード端子5が配されており、該外部リード端子5
は半導体素子4の各電極がワイヤ7を介し電気的に接続
され、外部リード端子5を外部電気回路に接続すること
によって半導体素子4が外部電気回路に接続されること
となる.前記外部リード端子5は絶縁基体1と蓋体2の
相対向する主面に被着させた封止用ガラス部材6を溶融
一体化させ、絶縁容器3を気密封止する際に同時に絶縁
基体lと蓋体2との間に取着される.前記外部リード端
子5はインバー合金(36.5WtXNi−63.5 
WtχFe合金)の上下面に非磁性体金属である銅(C
u)を接合させたもの等から威り、その導電率は20X
(IACS)以上、熱膨張係数は30乃至40XIO−
’/ ℃の導電性材料から或る。
An external lead terminal 5 made of a conductive material is disposed between the insulating base 1 and the lid 2.
Each electrode of the semiconductor element 4 is electrically connected via the wire 7, and the semiconductor element 4 is connected to the external electric circuit by connecting the external lead terminal 5 to the external electric circuit. The external lead terminal 5 is formed by melting and integrating the sealing glass member 6 attached to the opposing main surfaces of the insulating base 1 and the lid 2, and simultaneously sealing the insulating base l when the insulating container 3 is hermetically sealed. and lid body 2. The external lead terminal 5 is made of invar alloy (36.5WtXNi-63.5
Copper (C
u), and its conductivity is 20X.
(IACS) or higher, thermal expansion coefficient is 30 to 40XIO-
'/°C made of conductive material.

前記外部リード端子5はその導電率が202 ( IA
CS)以上であり、電気を流し易いことから外部リード
端子5の信号伝搬速度を極めて速いものとなすことがで
き、絶縁容器3内に収容した半導体素子4を高速駆動さ
せたとしても半導体素子4と外部電気回路との間におけ
る信号の出し入れは常に安定、且つ確実となすことがで
きる。
The external lead terminal 5 has a conductivity of 202 (IA
CS) As above, since electricity can easily flow, the signal propagation speed of the external lead terminal 5 can be made extremely fast, and even if the semiconductor element 4 housed in the insulating container 3 is driven at high speed, the semiconductor element 4 The input/output of signals between the external electric circuit and the external electric circuit can always be performed stably and reliably.

また外部リード端子5の導電率が高いことから外部リー
ド端子5の線幅が細くなったとしても外部リード端子5
の電気抵抗を低く抑えることができ、その結果、外部リ
ード端子5における信号の減衰を極小として内部に収容
する半導体素子4に外部電気回路から供給される電気信
号を正確に人力することができる。
Furthermore, since the conductivity of the external lead terminal 5 is high, even if the line width of the external lead terminal 5 becomes thin, the external lead terminal 5
As a result, the attenuation of the signal at the external lead terminal 5 can be minimized, and the electric signal supplied from the external electric circuit to the semiconductor element 4 housed inside can be accurately input manually.

更に前記外部リード端子5はその熱膨張係数が30乃至
40X10−’/ ”Cであり、封止用ガラス部材6の
熱膨張係数と近似することから外部リード端子5を絶縁
基体1と蓋体2の間に封止用ガラス部材6を用いて固定
する際、外部リード端子5と封止用ガラス部材6との間
には両者の熱膨張係数の相違に起因5する熱応力が発生
することはなく、外部リード端子5を封止用ガラス部材
6で強固に固定することも可能となる。
Furthermore, the external lead terminal 5 has a thermal expansion coefficient of 30 to 40×10-'/''C, which is similar to the thermal expansion coefficient of the sealing glass member 6. When fixing using the sealing glass member 6 between the external lead terminals 5 and the sealing glass member 6, it is possible to prevent thermal stress from occurring between the external lead terminals 5 and the sealing glass member 6 due to the difference in coefficient of thermal expansion between the two. Therefore, it is also possible to firmly fix the external lead terminal 5 with the sealing glass member 6.

かくして、この半導体素子収納用パッケージによれば絶
縁基体1の凹部底面に半導体素子4を取着固定するとと
もに該半導体素子4の各電極をボンディングワイヤ7に
より外部リード端子5に接続させ、しかる後、絶縁基体
1と蓋体2とを該絶縁基体工及び蓋体2の相対向する主
面に予め被着させておいた封止用ガラス部材6を溶融一
体化させることによって接合させ、これによって最終製
品としての半導体装置が完威する。
Thus, according to this semiconductor element storage package, the semiconductor element 4 is attached and fixed to the bottom surface of the recess of the insulating substrate 1, and each electrode of the semiconductor element 4 is connected to the external lead terminal 5 by the bonding wire 7, and then, The insulating base 1 and the lid 2 are joined together by melting and integrating the sealing glass member 6 that has been previously applied to the insulating base and the opposing main surfaces of the lid 2. Semiconductor devices as products become fully successful.

(発明の効果) 本発明の半導体素子収納用パッケージによれば、半導体
素子を収容するための絶縁容器を炭化珪素質焼結体で、
外部リード端子を導電率が20χ(IACS)以上、熱
膨張係数が30乃至40X10−?/ ’Cの金属で、
ガラス部材を酸化亜鉛55.0乃至65.0Wtχ、酸
化ホウ素15.0乃至25.0れχ、シリカ10.0乃
至15.0Wt%から戒るガラスで形成したことから外
部リード端子の信号伝搬速度を極めて速いものとなすこ
とができ、絶縁容器内に収容した半導体素子を高速駆動
させたとしても半導体素子と外部電気回路との間におけ
る信号の出し入れを常に安定、且つ確実となすことが可
能となる。
(Effects of the Invention) According to the semiconductor device storage package of the present invention, the insulating container for accommodating the semiconductor device is made of a silicon carbide sintered body,
The external lead terminal has a conductivity of 20χ (IACS) or more and a thermal expansion coefficient of 30 to 40X10-? / 'C metal,
The signal propagation speed of the external lead terminal is low because the glass member is made of glass containing 55.0 to 65.0 Wt% of zinc oxide, 15.0 to 25.0 Wt% of boron oxide, and 10.0 to 15.0 Wt% of silica. Even if the semiconductor device housed in the insulating container is driven at high speed, the signal can be sent in and out between the semiconductor device and the external electric circuit consistently and reliably. Become.

また外部リード端子の線幅が細くなったとしても外部リ
ード端子の電気抵抗を低く抑えることができ、その結果
、外部リード端子における信号の減衰を極小として内部
に収容する半導体素子に外部電気回路から供給される電
気信号を正確に人力することが可能となる。
In addition, even if the line width of the external lead terminal becomes thinner, the electrical resistance of the external lead terminal can be kept low, and as a result, the signal attenuation at the external lead terminal is minimized, and the external electrical circuit is connected to the semiconductor element housed inside. It becomes possible to manually input the supplied electrical signals accurately.

更に、外部リード端子はその熱膨張係数が絶縁基体、蓋
体及び封止用ガラス部材の各々の熱膨張係数と近似し、
絶縁基体と蓋体との間に外部リード端子を挟み、各々を
封止用ガラス部材で取着接合したとしても絶縁基体及び
蓋体と封止用ガラス部材との間、外部リード端子と封止
用ガラス部材との間のいずれにも熱膨張係数の相違に起
因する熱応力は発生せず、すべてを強固に取着接合する
ことも可能となる。
Furthermore, the external lead terminal has a coefficient of thermal expansion that approximates each of the coefficients of thermal expansion of the insulating base, the lid, and the sealing glass member,
Even if the external lead terminal is sandwiched between the insulating base and the lid and each is attached and bonded with a sealing glass member, the external lead terminal and the seal will be removed between the insulating base, the lid, and the sealing glass member. No thermal stress due to the difference in coefficient of thermal expansion occurs between the glass member and the glass member, and it is possible to firmly attach and bond all the members.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の半導体素子収納用パッケージの一実施
例を示す断面図、第2図は第1図に示すパッケージの絶
縁基体上面より見た平面図である。 l・・絶縁基体  2 ・・蓋体 3・・絶縁容器  5 ・・外部リード端子6・・封止
用ガラス部材
FIG. 1 is a sectional view showing an embodiment of the semiconductor element storage package of the present invention, and FIG. 2 is a plan view of the package shown in FIG. 1, viewed from the top surface of the insulating base. l...Insulating base 2...Lid 3...Insulating container 5...External lead terminal 6...Glass member for sealing

Claims (1)

【特許請求の範囲】[Claims]  内部に半導体素子を収容するための空所を有する絶縁
容器に外部リード端子をガラス部材を介して取着して成
る半導体素子収納用パッケージにおいて、前記絶縁容器
を炭化珪素質焼結体で、外部リード端子を熱膨張係数3
0乃至40×10^−^7/℃、導電率20%(IAC
S)以上の金属で、ガラス部材を酸化亜鉛55.0乃至
65.0Wt%、酸化ホウ素15.0乃至25.0Wt
%、シリカ10.0乃至15.0Wt%から成るガラス
で形成したことを特徴とする半導体素子収納用パッケー
ジ。
In a package for storing a semiconductor element, the insulating container is made of a silicon carbide sintered body, and the external lead terminal is attached via a glass member to an insulating container having a cavity for accommodating the semiconductor element inside. The lead terminal has a thermal expansion coefficient of 3
0 to 40 x 10^-^7/℃, conductivity 20% (IAC
S) The glass member is made of the above metals, including zinc oxide 55.0 to 65.0 Wt% and boron oxide 15.0 to 25.0 Wt%.
% and 10.0 to 15.0 Wt % of silica.
JP1308604A 1989-08-25 1989-11-27 Package for storing semiconductor elements Expired - Lifetime JP2736456B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP1308604A JP2736456B2 (en) 1989-11-27 1989-11-27 Package for storing semiconductor elements
US07/574,472 US5168126A (en) 1989-08-25 1990-08-27 Container package for semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1308604A JP2736456B2 (en) 1989-11-27 1989-11-27 Package for storing semiconductor elements

Publications (2)

Publication Number Publication Date
JPH03167859A true JPH03167859A (en) 1991-07-19
JP2736456B2 JP2736456B2 (en) 1998-04-02

Family

ID=17983039

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1308604A Expired - Lifetime JP2736456B2 (en) 1989-08-25 1989-11-27 Package for storing semiconductor elements

Country Status (1)

Country Link
JP (1) JP2736456B2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5851405A (en) * 1981-09-12 1983-03-26 京セラ株式会社 Method of producing electrically insulating silicon carbide sintered material
JPS6243155A (en) * 1985-08-21 1987-02-25 Hitachi Ltd Integrated circuit package
JPS6265954A (en) * 1985-09-18 1987-03-25 Nippon Electric Glass Co Ltd Borosilicate glass for sealing alumina

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5851405A (en) * 1981-09-12 1983-03-26 京セラ株式会社 Method of producing electrically insulating silicon carbide sintered material
JPS6243155A (en) * 1985-08-21 1987-02-25 Hitachi Ltd Integrated circuit package
JPS6265954A (en) * 1985-09-18 1987-03-25 Nippon Electric Glass Co Ltd Borosilicate glass for sealing alumina

Also Published As

Publication number Publication date
JP2736456B2 (en) 1998-04-02

Similar Documents

Publication Publication Date Title
JPH03167859A (en) Package for semiconductor-element
JPH03167858A (en) Package for semiconductor-element
JP2691312B2 (en) Package for storing semiconductor elements
JP2736459B2 (en) Package for storing semiconductor elements
JP2678509B2 (en) Package for storing semiconductor elements
JPH03173163A (en) Package for housing semiconductor element
JP2691310B2 (en) Package for storing semiconductor elements
JPH03167844A (en) Package for semiconductor-element
JP2736451B2 (en) Package for storing semiconductor elements
JP2736458B2 (en) Package for storing semiconductor elements
JP2736461B2 (en) Package for storing semiconductor elements
JP2740604B2 (en) Semiconductor device
JPH03173164A (en) Package for housing semiconductor element
JPH03167845A (en) Package for semiconductor-element
JPH03167843A (en) Package for semiconductor-element
JPH0613481A (en) Electronic part housing package
JPH0629330A (en) Semiconductor device
JP3292609B2 (en) Package for storing semiconductor elements
JPH03167853A (en) Package for semiconductor-element
JPH03167864A (en) Package for semiconductor-element
JPH03167861A (en) Package for semiconductor-element
JPH03173161A (en) Package for housing semiconductor element
JPH01297845A (en) Package for housing glass-sealed semiconductor device
JPH03167852A (en) Package for semiconductor-element
JPH03167849A (en) Package for semiconductor-element