CN1593012A - 用于低密度奇偶校验码的幅度相位偏移群集的比特标记 - Google Patents

用于低密度奇偶校验码的幅度相位偏移群集的比特标记 Download PDF

Info

Publication number
CN1593012A
CN1593012A CNA038008521A CN03800852A CN1593012A CN 1593012 A CN1593012 A CN 1593012A CN A038008521 A CNA038008521 A CN A038008521A CN 03800852 A CN03800852 A CN 03800852A CN 1593012 A CN1593012 A CN 1593012A
Authority
CN
China
Prior art keywords
bit
ldpc
individual
row
apsk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA038008521A
Other languages
English (en)
Other versions
CN1593012B (zh
Inventor
姆斯塔法·伊罗兹
孙凤文
李琳南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dtvg Licensing Co
DirecTV Group Inc
Original Assignee
Hughes Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Electronics Corp filed Critical Hughes Electronics Corp
Publication of CN1593012A publication Critical patent/CN1593012A/zh
Application granted granted Critical
Publication of CN1593012B publication Critical patent/CN1593012B/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/01—Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0047—Decoding adapted to other signal detection operation
    • H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H03M13/1117—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule
    • H03M13/112—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule with correction functions for the min-sum rule, e.g. using an offset or a scaling factor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1131—Scheduling of bit node or check node processing
    • H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
    • H03M13/356—Unequal error protection [UEP]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6325—Error control coding in combination with demodulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/6583—Normalization other than scaling, e.g. by subtraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0059—Convolutional codes
    • H04L1/006—Trellis-coded modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0064—Concatenated codes
    • H04L1/0065—Serial concatenated codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/067—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing soft decisions, i.e. decisions together with an estimate of reliability
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/186—Phase-modulated carrier systems, i.e. using phase-shift keying in which the information is carried by both the individual signal points and the subset to which the individual signal points belong, e.g. coset coding or related schemes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20—Modulator circuits; Transmitter circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36—Modulator circuits; Transmitter circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/90—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for satellite broadcast receiving

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Power Engineering (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Coloring Foods And Improving Nutritive Qualities (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)

Abstract

提供了用于信号群集的比特标记的方案。根据一个实施例，发送器(200)使用低密度奇偶校验(LDPC)码的结构化奇偶校验矩阵产生编码信号。发送器(200)包含编码器(203)，其被构造成将输入信息转换成由多个比特集合表示的码字。发送器(200)包含用于将一个比特集合非顺序地(例如，交织)映射到较高阶的群集(正交相移键控(QPSK)，8－PSK，16－APSK(幅度相移键控)，32－APSK等等)的逻辑，其中根据映射输出更高阶群集中对应于所述一个比特集合的符号。

Description

用于低密度奇偶校验码的幅度相位偏移群集的比特标记
相关专利申请
本专利申请与以下专利申请相关，并根据35U.S.C.§119(e)要求其在先申请日的优先权：2002年7月3日提交(案号：PD-202095)的标题为″低密度奇偶校验码的编码设计和实现改进″的美国临时专利申请(序号60/393,457)，2002年7月26日提交(案号：PD-202101)的标题为″低密度奇偶校验码的编码设计和实现改进″的美国临时专利申请(序号60/398,760)，2002年8月15日提交(案号：PD-202105)的标题为″用于直接广播卫星与广播卫星通信的有效利用功率和带宽的调制和编码方案″的美国临时专利申请(序号60/403,812)，2002年10月25日提交(案号：PD-202101)的标题为″用于产生低密度奇偶校验码的方法和***″的美国临时专利申请(序号60/421,505)，2002年10月29日提交(案号：PD-202105)的标题为″利用低密度奇偶校验码的卫星通信***″的美国临时专利申请(序号60/421,999)，2002年11月4日提交(案号：PD-202101)的标题为″低密度奇偶校验码的编码设计和实现改进″的美国临时专利申请(序号60/423,710)，2003年1月15日提交(案号：PD-203009)的标题为″低密度奇偶校验码中路由问题的新颖解决方案″的美国临时专利申请(序号60/440,199)，2003年2月14日提交(案号：PD-203016)的标题为″低密度奇偶校验码编码器设计″的美国临时专利申请(序号60/447,641)，2003年3月20日提交(案号：PD-203021)的标题为″LDPC和BCH编码器说明″的美国临时专利申请(序号60/456,220)，2003年5月9日提交(案号：PD-203030)的标题为″LDPC和BCH编码器说明″的美国临时专利申请，2003年6月24日提交(案号：PD-203044)的标题为″LDPC和BCH编码器说明″的美国临时专利申请，和2003年6月24日提交(案号：PD-203059)的标题为″LDPC和BCH编码器说明″的美国临时专利申请；这里完整地参考引用了所述专利申请。
技术领域
本发明涉及通信***，尤其涉及编码***。
背景技术
通信***使用编码来保证含噪声通信信道上的可靠通信。这些通信信道在一定的信噪比(SNR)条件下表现出可以表示为比特每符号的固定容量，该固定容量定义了理论上限(被称为香农极限)。结果，编码设计的目标是实现接近此香农极限的比率。常规编码通信***分别对待编码和调制的处理。此外，开展了一些针对信号群集的标记(labeling)的研究。
信号群集提供一组要发送的可能符号，其中符号对应于从编码器输出的码字。群集标记的一个选择涉及Gray码标记。通过Gray码标记，相邻信号点确切地相差一个比特位置。当前流行的常规调制思路规定可以使用任何合理的标记方案，其部分涉及到此领域的极少量的研究。
对于编码而言，一类接近香农极限的编码是低密度奇偶校验(LDPC)码。通常，由于存在若干缺点，LDPC码没有得到广泛采用。一个缺点是LDPC编码技术非常复杂。使用其生成矩阵对LDPC码进行编码，会需要存储非常大的非稀疏矩阵。另外，LDPC码只有在分组较大的情况下才能起作用；因此，即使LDPC码的奇偶校验矩阵是稀疏的，然而存储这些矩阵会有问题。
从实现的角度看，需要面临若干挑战。例如，存储便是一个导致LDPC码没有广泛地实际使用的重要原因。并且，LDPC码实现中的一个关键问题是如何在解码器的若干处理引擎(节点)之间实现连接网络。此外，解码处理，尤其是校验节点运算中的计算负载也会带来问题。
因此，通常需要一种比特标记方案来弥补编码***的码性能。还需要使用LDPC码高效地支持高数据速率，而无需引入更大的复杂度。还需要改进LDPC编码器和解码器的性能。
发明内容
本发明满足了这些和其它的需要，其中提供了用于信号群集的比特标记的方案。通过将输入信息转换成由多个比特集合表示的码字，例如低密度奇偶校验(LDPC)编码器的编码器产生编码信号。这些比特被非顺序地(例如，交织)映射到较高阶的群集(正交相移键控(QPSK)，8-PSK，16-APSK(幅度相移键控)，32-APSK等等)。有利的是，以上方案提供了编码的增强性能。
根据本发明实施例的一个方面，公开了一种用于发送编码信号的方法。该方法包含从编码器接收码字的多个比特集合中的一个，以便将输入信息转换成码字。该方法还包含非顺序地将一个比特集合映射到更高阶群集。此外，该方法包含根据映射输出更高阶群集中对应于一个比特集合的符号。
根据本发明实施例的另一个方面，公开了一种用于产生编码信号的发送器。发送器包含编码器，编码器被构造成将输入信息转换成由多个比特集合表示的码字。另外，发送器包含被构造成将一个比特集合非顺序地映射到更高阶群集的逻辑，其中根据映射输出更高阶群集中对应于一个比特集合的符号。
根据本发明实施例的另一个方面，公开了一种用于处理编码信号的方法。该方法包含对所接收的表示码字的编码信号进行解调，其中根据对应于码字的多个比特的非顺序映射来调制编码信号。该方法还包含对与编码信号相关的码字进行解码。
单纯通过图解包含本发明的最优实施方式的若干具体实施例和实现，根据下面的详细描述可以容易地理解本发明的其它方面，特性和优点。本发明还能够具有其它和不同的实施例，并且在不偏离本发明的宗旨和范围的前提下，可以在各个明显的方面修改其若干细节。因此，附图和说明在性质上是示例性的，而不是限制性的。
附图说明
在附图中通过例子图解本发明，但这些例子不对本发明产生限制，图中用类似的附图标记表示类似的要件，其中：
图1的图例根据本发明的实施例示出了被构造成利用低密度奇偶校验(LDPC)码的通信***；
图2A和2B是图1的发送器中采用的示例性LDPC编码器的图例；
图3是图1的***中的示例性接收器的图例；
图4的图例根据本发明的实施例示出了稀疏奇偶校验矩阵的图例；
图5是图4中矩阵的LDPC码的双向图的图例；
图6的图例根据本发明的实施例示出了稀疏奇偶校验矩阵的子矩阵，其中子矩阵包含限制到下三角区的奇偶校验值；
图7的图表示出了利用非限制奇偶校验矩阵(H矩阵)的码和利用具有图6中子矩阵的限制H矩阵的码之间的性能对比；
图8A和8B的图例分别示出了均可以在图1的***中使用的非Gray 8-PSK调制方案和Gray 8-PSK调制方案；
图8C的图例根据本发明的实施例示出了更高阶信号群集的比特标记的处理；
图8D是示例性16-APSK(幅度相移键控)群集的图例；
图8E的图表针对图8D的群集示出了分组差错率(PER)与信噪比之间的对比；
图8F的图例根据本发明的实施例示出了用于正交相移键控(QPSK)，8-PSK，16-APSK和32-APSK符号的群集；
图8G的图例根据本发明的实施例示出了用于8-PSK，16-APSK和32-APSK符号的可选群集；
图8H的图表针对图8F的群集示出了分组差错率(PER)与信噪比之间的对比；
图9的图表示出了利用Gray标记和非Gray标记的码之间的性能对比；
图10的流程图根据本发明的实施例示出了使用非Gray映射的LDPC解码器的操作；
图11的流程图根据本发明的实施例示出了图3的使用Gray映射的LDPC解码器的操作；
图12A-12C的图例根据本发明的实施例示出了解码处理中校验节点和比特节点之间的交互；
图13A和13B的流程图根据本发明的各个实施例示出了分别使用正反向方案和并行方案计算校验节点和比特节点之间的传出消息的处理；
图14A-14C的图表示出了根据本发明的各个实施例产生的LDPC码的模拟结果；
图15A和15B的图例根据本发明的实施例分别示出了存储器的上边和下边，所述存储器被组织成支持结构化访问，以实现LDPC编码中的随机性；而
图16的图例根据本发明的实施例示出了可以执行LDPC码的编码和解码处理的计算机***。
具体实施方式
现在描述用于信号群集的比特标记的***，方法和软件。在下面的说明中，出于说明的目的，提出许多特定的细节以便彻底地理解本发明。然而本领域技术人员明白，即使没有这些特定细节，或者通过等价的方案，仍然可以实施本发明。在其它实例中，以模块图形式示出了众所周知的结构和设备，以避免对本发明产生不必要的干扰。
虽然针对LDPC码描述了本发明，然而应当理解，也可以将比特标记方案用于其它的码。此外，可以通过非编码***实现这个方案。
图1的图例根据本发明的实施例示出了被构造成利用低密度奇偶校验(LDPC)码的通信***。数字通信***100包含发送器101，其在到达接收器105的通信信道103上产生信号波形。在这个离散通信***100中，发送器101具有产生离散的可能信息集合的信息源；每个可能信息具有相应的信号波形。这些信号波形被通信信道103衰减或改变。为了对付有噪声的信道103，使用LDPC码。
发送器101产生的LDPC码允许得到高速实现，但不导致任何性能损失。这些从发送器101输出的结构化LDPC码避免为已经易受调制方案(例如8-PSK)所产生的信道差错的损害的比特节点分配少量校验节点。
这种LDPC码具有可并行解码算法(不同于turbo码)，其有利之处是涉及例如相加，比较和表查找的简单操作。此外，精心设计的LDPC码不会表现出差错平台的任何迹象。
根据本发明的一个实施例，发送器101使用相对简单的编码技术产生基于奇偶校验矩阵(利于在解码期间进行高效的存储器访问)的LDPC码，以便与接收器105通信。发送器101使用优于串联turbo+RS(里德-索罗蒙)码的LDPC码，假定分组长度足够地大。
图2A和2B是图1的发送器中采用的示例性LDPC编码器的图例。如图2A所示，发送器200配备有LDPC编码器203，LDPC编码器203接受来自信息源201的输入，并且输出具有更高冗余度、适于接收器105上的纠错处理的编码流。信息源201根据离散字符表X产生k个信号。LDPC码被指定有奇偶校验矩阵。另一方面，对LDPC码进行编码通常需要指定生成矩阵。即使可以使用高斯消去法由奇偶校验矩阵获得生成矩阵，然而所得到的矩阵不再是稀疏的，并且存储较大的生成矩阵会更加复杂。
编码器203根据字符表Y产生提供给信号映射器206的信号，信号映射器206提供从字符表Y到信号群集中对应于调制器205使用的调制方案的符号的映射。根据本发明的一个实施例，这个映射遵循例如交织的非顺序方案。下面参照图8C更加全面地描述示例性映射。通过使奇偶校验矩阵结构化，编码器203使用仅利用奇偶校验矩阵的简单编码技术。具体地，通过将某部分矩阵限制为三角矩阵，对奇偶校验矩阵产生限制。下面在图6中更加全面地描述这种奇偶校验矩阵的构造。这种限制导致微小的性能损失，因此构成有吸引力的折衷。
调制器205将来自映射器206的信号群集的符号调制成发送到发送天线207的信号波形，发送天线207通过通信信道103发射这些波形。如下所述，从发送天线207发送的信号传播到接收器。
图2B根据本发明的一个实施例示出了用于博斯-乔赫里-霍克文黑姆码(BCH)编码器和循环冗余校验(CRC)编码器的LDPC编码器。在这种情况下，LDPC编码器203和CRC编码器209与BCH编码器211一起产生的代码具有串联的外BCH码和内低密度奇偶校验(LDPC)码。此外，使用循环冗余校验(CRC)码实现检错。在示例性实施例中，CRC编码器209使用具有生成多项式(x5+x4+x3+x2+1)(x2+x+1)(x+1)的8位CRC码进行编码。
LDPC编码器203***地将具有长度kldpc的信息分组 i = ( i 0 , i 1 , . . . , i k ldpc - 1 ) 编码成具有长度nlpdc的码字 c = ( i 0 , i 1 , . . . , i k ldpc - 1 , p 0 , p 1 , . . . , p n ldpc - k ldpc - 1 ) . 码字的发送按照指定顺序从i0开始，并且以pnldpc-kldpc-1结束。
在下面的表1中提供了LDPC码参数(nldpc，kldpc)。
LDPC码参数(nldpc，kldpc)
 编码率  LDPC未编码分组长度kldpc  LDPC编码分组长度nldpc
 1/2  32400  64800
 2/3  43200  64800
 3/4  48600  64800
 4/5  51840  64800
 5/6  54000  64800
 3/5  38880  64800
 8/9  57600  64800
 9/10  58320  64800
表1
LDPC编码器203的任务是确定具有kldpc个信息比特(i0，i1，...，ikldpc-1)的每个分组的nldpc-kldpc个奇偶校验比特(p0，p1，...，pnldpc-kldpc-1)。该过程如下所述。首先，初始化奇偶校验比特； p 0 = p 1 = p 2 = . . . = p n ldpc - k ldpc - 1 = 0 . 在表3至10的第一行中指定的奇偶校验比特地址上累加第一信息比特i0。例如，对于比率2/3(表3)，得到以下结果：
p0    ＝p0i0
p10491＝p10491i0
p16043＝p16043i0
p506  ＝p506i0
p12826＝p12826i0
p8065 ＝p8065i0
p8226 ＝p8226i0
p2767 ＝p2767i0
p240  ＝p240i0
p18673＝p18673i0
p9279 ＝p9279i0
p10579＝p10579i0
p20928＝p20928i0
(所有相加均在GF(2)中)。
接着，对于下面的359个信息比特im，m＝1，2，...，359，在奇偶校验比特地址{x+m mod 360×q}mod(nldpc-kldpc)上累加这些比特，其中x表示对应于第一比特i0的奇偶校验比特累加器(parity bit accumulator)的地址，q是表2中指定的编码率相关常数。继续讨论此例子，对于比率2/3，q＝60。例如，对于信息比特i1，执行以下操作：
p60   ＝p60i1
p10551＝p10551i1
p16103＝p16103i1
p566  ＝p566i1
p12886＝p12886i1
p8125 ＝p8125i1
p8286 ＝p8286i1
p2827 ＝p2827i1
p300  ＝p300i1
p18733＝p18733i1
p9339 ＝p9339i1
p10639＝p10639i1
p20988＝p20988i1
对于第361个信息比特i360，在表3至10的第二行中指定了奇偶校验比特累加器的地址。以类似的方式，使用公式{x+m mod360×q}mod(nldpc-kldpc)获得后面359个信息比特im，m＝361，362，...，719的奇偶校验比特累加器的地址，其中x表示对应于信息比特i360的奇偶校验比特累加器的地址，即表3-10中第二行的表项。以类似的方式，对于具有360个新信息比特的每个组，表3至10中的新行被用来寻找奇偶校验比特累加器的地址。
在处理完所有的信息比特之后，获得如下所示的最终奇偶校验比特。首先，从i＝1开始执行以下操作
pi＝pipi-1，i＝1，2，...，nldpc-kldpc-1。
pi，i＝0，1，...，nldpc-kldpc-1的最终内容等于奇偶校验比特pi。
 编码率  q
 2/3  60
 5/6  30
 1/2  90
 3/4  45
 4/5  36
 3/5  72
 8/9  20
 9/10  18
表2
                      奇偶校验比特累加器的地址(比率2/3)
0 10491 16043 506 12826 8065 8226 2767 240 18673 9279 10579 209281 17819 8313 6433 6224 5120 5824 12 812 17187 9940 13447 13825 184832 17957 6024 8681 18628 12794 5915 14576 10970 12064 20437 4455 7151
 3 19777 6183 9972 14536 8182 17749 11341 5556 4379 17434 15477 185324 4651 19689 1608 659 16707 14335 6143 3058 14618 17894 20684 53065 9778 2552 12096 12369 15198 16890 4851 3109 1700 18725 1997 158826 486 6111 13743 11537 5591 7433 15227 14145 1483 3887 17431 124307 20647 14311 11734 4180 8110 5525 12141 15761 18661 18441 10569 81928 3791 14759 15264 19918 10132 9062 10010 12786 10675 9682 19246 54549 19525 9485 7777 19999 8378 9209 3163 20232 6690 16518 716 735310 4588 6709 20202 10905 915 4317 11073 13576 16433 368 3508 2117111 14072 4033 19959 12608 631 19494 14160 8249 10223 21504 12395 43221213800 1416113 2948 964714 14693 1602715 20506 1108216 1143 902017 13501 401418 1548 219019 12216 2155620 2095 1989721 4189 795822 15940 1004823 515 1261424 8501 845025 17595 1678426 5913 849527 16394 1042328 7409 698129 6678 1593930 20344 1298731 2510 14588
 32 17918 665533 6703 1945134 496 421735 7290 576636 10521 892537 20379 1190538 4090 583839 19082 1704040 20233 1235241 19365 1954642 6249 1903043 1037 1919344 19760 1177245 19644 742846 16076 352147 11779 2106248 13062 968249 8934 521750 11087 331951 18892 435652 7894 389853 5963 436054 7346 1172655 5182 560956 2412 1729557 9845 2049458 6687 186459 20564 52160 18226 17207
 1 9380 82662 7073 30653 18252 134374 9161 156425 10714 101536 11585 90787 5359 94188 9024 95159 1206 1635410 14994 110211 9375 2079612 15964 602713 14789 645214 8002 1859115 14742 1408916 253 304517 1274 1928618 14777 204419 13920 990020 452 737421 18206 992122 6131 541423 10077 972624 12045 547925 4322 799026 15616 555027 15561 1066128 20718 738729 2518 18804
 30 8984 260031 6516 1790932 11148 9833 20559 370434 7510 156935 16000 1169236 9147 1030337 16650 19138 15577 1868539 17167 2091740 4256 339141 20092 1721942 9218 505643 18429 847244 12093 2075345 16345 1274846 16023 1109547 5048 1759548 18995 481749 16483 353650 1439 1614851 3661 303952 19010 1812153 8968 1179354 13427 1800355 5303 308356 531 1666857 4771 672258 5695 7960
 59 3589 14630
表3
             奇偶校验比特累加器的地址(比率5/6)
 0 4362 416 8909 4156 3216 3112 2560 2912 6405 8 593 4969 67231 2479 1786 8978 30114339 9313 6397 2957 7288 5484 6031 102172 10175 9009 9889 3091 4985 7267 4092 8874 5671 2777 2189 87163 9052 4795 3924 3370 10058 1128 9996 10165 9360 4297 434 51384 2379 7834 4835 2327 9843 804 329 8353 7167 3070 1528 73115 3435 7871 348 3693 1876 6585 10340 7144 5870 2084 4052 27806 3917 3111 3476 1304 10331 5939 5199 1611 1991 699 8316 99607 6883 3237 1717 10752 7891 9764 4745 3888 10009 4176 4614 15678 10587 2195 1689 2968 5420 2580 2883 6496 111 6023 1024 44499 3786 8593 2074 3321 5057 1450 3840 5444 6572 3094 9892 151210 8548 1848 10372 4585 7313 6536 6379 1766 9462 2456 5606 997511 8204 10593 7935 3636 3882 394 5968 8561 2395 7289 9267 997812 7795 74 1633 9542 6867 7352 6417 7568 10623 725 2531 911513 7151 2482 4260 5003 10105 7419 9203 6691 8798 2092 8263 375514 3600 570 4527 200 9718 6771 1995 8902 5446 768 1103 652015 6304 762116 6498 920917 7293 678618 5950 170819 8521 179320 6174 785421 9773 119022 9517 1026823 2181 9349
 24 1949 556025 1556 55526 8600 382727 5072 105728 7928 354229 3226 37620 7045 24201 9645 26412 2774 24523 5331 20314 9400 75035 1850 23386 10456 97747 1692 92768 10037 40389 3964 33810 2640 508711 858 347312 5582 568313 9523 91614 4107 155915 4506 349116 8191 418217 10192 615718 5668 330519 3449 154020 4766 269721 4069 667522 1117 1016
 23 5619 308524 8483 840025 8255 39426 6338 504227 6174 511928 7203 198929 1781 51740 1464 35591 3376 42142 7238 673 10595 88314 1221 65135 5300 46526 1429 97497 7878 51318 4435 102849 6331 550710 6662 494111 9614 1023812 8400 802513 9156 563014 7067 887815 9027 341516 1690 386617 2854 846918 6206 63019 363 545320 4125 700821 1612 6702
 22 9069 922623 5767 406024 3743 923725 7018 557226 8892 453627 853 606428 8069 589329 2051 28850 10691 31531 3602 40552 328 17173 2219 92994 1939 78985 617 2066 8544 13747 10676 32408 6672 94899 3170 745710 7868 573111 6121 1073212 4843 913213 580 959114 6267 929015 3009 226816 195 241917 8016 155718 1516 919519 8062 906420 2095 8968
 21 753 732622 6291 383323 2614 784424 2303 64625 2075 61126 4687 36227 8684 994028 4830 206529 7038 13630 1769 78371 3801 16892 10070 23593 3667 99184 1914 69205 4244 56696 10245 78217 7648 39448 3310 54889 6346 966610 7088 612211 1291 782712 10592 894513 3609 712014 9168 911215 6203 805216 3330 289517 4264 1056318 10556 649619 8807 7645
 20 1999 453021 9202 681822 3403 173423 2106 902324 6881 388325 3895 217126 4062 642427 3755 953628 4683 213129 7347 8027
表4
     奇偶校验比特累加器的地址(比率1/2)
 54 9318 14392 27561 26909 10219 2534 859755 7263 4635 2530 28130 3033 23830 365156 24731 23583 26036 17299 5750 792 916957 5811 26154 18653 11551 15 447 13685 1626458 12610 11347 28768 2792 3174 29371 1299759 16789 16018 21449 6165 21202 15850 318660 31016 21449 17618 6213 12166 8334 1821261 22836 14213 11327 5896 718 11727 930862 2091 24941 29966 23634 9013 15587 544463 22207 3983 16904 28534 21 415 27524 2591264 25687 450122193 14665 14798 16158 549165 4520 17094 23397 4264 22370 16941 2152666 10490 6182 32370 9597 30841 25954 276267 22120 22865 29870 15147 13668 14955 1923568 6689 18408 18346 9918 25746 5443 20645
 69 29982 12529 13858 4746 30370 10023 2482870 1262 28032 29888 13063 24033 21951786371 6594 29642 31451 14831 9509 9335 3155272 1358 6454 16633 20354 24598 624 526573 19529 295 18011 3080 13364 8032 1532374 11981 1510 7960 21462 9129 11370 2574175 9276 29656 4543 30699 20646 21921 2805076 15975 25634 5520 31119 13715 21949 1960577 18688 4608 31755 30165 13103 10706 2922478 21514 23117 12245 26035 31656 25631 3069979 9674 24966 31285 29908 17042 24588 3185780 21856 27777 29919 27000 14897 11409 712281 29773 23310 263 4877 28622 20545 2209282 15605 5651 21864 3967 14419 22757 1589683 30145 1759 10139 29223 26086 10556 509884 18815 16575 2936 24457 26738 6030 50585 30326 22298 27562 2013126390 6247 2479186 928 29246 21246 12400 15311 32309 1860887 20314 6025 26689 1630 2 2296 3244 1961388 6237 11943 22851 15642 23857 15112 2094789 26403 25168 19038 18384 8882 12719 70930 14567 249651 3908 1002 10279 2403 24102 7644 12383 41735 13861 159186 21327 10467 5288 14579
 8 28158 80699 16583 1109810 16681 2836311 13980 2472512 32169 1798913 10907 276714 21557 381815 26676 1242216 7676 875417 14905 2023218 15719 2464619 31942 858920 19978 2719721 27060 1507122 6071 2664923 10393 1117624 9597 1337025 7081 1767726 1433 1951327 26925 901428 19202 890029 18152 3064730 20803 173731 11804 2522132 31683 1778333 29694 934534 12280 2661135 6526 2612236 26165 11241
 37 7666 2696238 16290 848039 11774 1012040 30051 3042641 1335 1542442 6865 1774243 31779 1248944 32120 2100145 14508 699646 979 2502447 4554 2189648 7989 2177749 4972 2066150 6612 273051 12742 441852 29194 59553 19267 20113
表5
              奇偶校验比特累加器的地址(比率3/4)
 0 6385 7901 14611 13389 11200 3252 5243 2504 2722 821 73741 11359 2698 357 13824 12772 7244 6752 15310 852 2001 114172 7862 7977 6321 13612 12197 14449 15137 13860 1708 6399 134443 15601 1804 6975 13292 3646 3812 8772 7306 5795 14327 78664 7626 11407 14599 9689 1628 2113 10809 9283 1230 1524148705 1610 5699 15876 9446 12515 1400 6303 5411 14181 13925 73586 4059 8836 3405 7853 79 92 15336 5970 10368 10278 9675 4651
 7 4441 3963 9153 2109 12683 7459 12030 12221 629 15212 4068 6007 8411 5771 3497 543 14202 875 9186 6235 13908 35639 3232 6625 4795 546 9781 2071 7312 3399 7250 4932 1265210 8820 10088 11090 7069 6585 13134 10158 7183 488 7455 923811 1903 10818 119 215 7558 11046 10615 11545 14784 7961 1561912 3655 8736 4917 15874 5129 2134 15944 14768 7150 2692 146913 8316 3820 505 8923 6757 806 7957 4216 15589 13244 262214 14463 4852 15733 3041 11193 12860 13673 8152 6551 15108 87 5815 3149 1198116 13416 690617 13098 1335218 2009 1446019 7207 431420 3312 394521 4418 624822 2669 1397523 7571 902324 14172 296725 7271 713826 6135 1367027 7490 1455928 8657 246629 8599 1283430 3470 315231 13917 436532 6024 1373033 10973 1418234 2464 1316735 5281 15049
 36 1103 184937 2058 106938 9654 609539 14311 766740 15617 814641 4588 1121842 13660 624343 8578 787444 1174126860 1022 12641 12604 99652 8217 27073 3156 117934 354 15145 6978 140586 7922 160797 15087 121388 5053 64709 12687 1493210 15458 176311 8121 172112 12431 54913 4129 709114 1426 841515 9783 760416 6295 1132917 1409 1206118 8065 908719 2918 8438
 20 1293 1411521 3922 1385122 3851400023 5865 176824 2655 1495725 5565 633226 4303 1263127 11653 1223628 16025 763229 4655 1412830 9584 1312331 13987 959732 15409 1211033 8754 1549034 7416 1532535 2909 1554936 2995 825737 9406 479138 11111 485439 2812 852140 8476 1471741 7820 1536042 1179 793943 2357 867844 7703 62160 3477 70671 3931 138452 7675 128993 1754 8187
 4 7785 14005 9213 58916 2494 77037 2576 79028 4821 156829 10426 1193510 1810 90411 11332 926412 11312 357013 14916 265014 7679 784215 6089 1308416 3938 275117 8509 464818 12204 891719 5749 1244320 12613 443121 1344 401422 8488 1385023 1730 1489624 14942 712625 14983 886326 6578 856427 4947 39628 297 1280529 13878 669230 11857 1118631 14395 1149332 16145 12251
 33 13462 742834 14526 1311935 2535 1124336 6465 1269037 6872 933438 15371 1402339 8101 1018740 11963 484841 15125 611942 8051 1446543 11139 516744 2883 14521
表6
           奇偶校验比特累加器的地址(比率4/5)
 0 149 11212 5575 6360 12559 8108 8505 408 10026 128281 5237 490 10677 4998 3869 3734 3092 3509 7703 103052 8742 5553 2820 7085 12116 10485 564 7795 2972 21573 2699 4304 8350 712 2841 3250 4731 10105 517 75164 12067 1351 11992 12191 11267 5161537 6166 4246 23635 6828 7107 2127 3724 5743 11040 10756 4073 1011 34226 11259 1216 9526 1466 10816 940 3744 2815 11506 115737 4549 11507 1118 1274 11751 5207 7854 12803 4047 64848 8430 4115 9440 413 4455 2262 7915 12402 8579 70529 3885 9126 5665 4505 2343 253 4707 3742 4166 155610 1704 8936 6775 8639 8179 7954 8234 7850 8883 871311 11716 4344 9087 11264 2274 8832 9147 11930 6054 545512 7323 3970 10329 2170 8262 3854 2087 12899 9497 11700
 13 4418 1467 2490 5841 817 11453 533 11217 119 62 525114 1541 4525 7976 3457 9536 7725 3788 2982 6307 599715 11484 2739 4023 12107 6516 551 2572 6628 8150 985216 6070 1761 4627 6534 7913 3730 11866 1813 12306 824917 12441 5489 8748 7837 7660 2102 11341 2936 6712 1197718 10155 421019 10101048320 8900 1025021 10243 1227822 7070 439723 12271 388724 11980 683625 9514 435626 7137 1028127 11881 252628 1969 1147729 3044 1092130 2236 872431 9104 634032 7342 858233 11675 1040534 6467 1277535 3186 121980 9621 114451 7486 56112 4319 48793 2196 3444 7527 66505 10693 2440
 6 6755 27067 5144 59988 11043 80339 4846 443510 4157 922811 12270 656212 11954 759213 7420 259214 8810 963615 689 543016 920 130417 1253 1193418 9559 601619 312 758920 4439 419721 4002 955522 12232 777923 1494 878224 10749 396925 4368 347926 6316 534227 2455 349328 12157 740529 6598 1149530 11805 445531 9625 209032 4731 232133 3578 260834 8504 1840
 35 4027 11510 5647 49351 4219 18702 10968 80543 6970 54474 3217 56385 8972 6696 5618 124727 1457 12808 8868 38839 8866 122410 8371 597211 266 440512 3706 324413 6039 584414 7200 328315 1502 1128216 12318 220217 4523 96518 9587 701119 2552 205120 12045 1030621 11070 510422 6627 690623 9889 212124 829 970125 2201 181926 6689 1292527 2139 8757
 28 12004 594829 8704 319130 8171 1093331 6297 711632 616 714633 5142 976134 10377 813835 7616 58110 7285 98631 7764 108672 12343 90193 4414 83314 3464 6425 6960 20396 786 30217 710 20868 7423 56019 8120 488510 12385 1199011 9739 1003412 424 1016213 1347 759714 1450 11215 7965 847816 8945 739717 6590 831618 6838 901119 6174 941020 255 113
 21 6197 583522 12902 384423 4377 350524 5478 867225 4453 213226 9724 138027 12131 1152628 12323 951129 8231 175230 497 902231 9288 308032 2481751533 2696 26834 4023 1234135 7108 5553
表7
                         奇偶校验比特累加器的地址(比率3/5)
 22422 10282 11626 19997 11161 2922 3122 99 5625 17064 8270 17925087 16218 17015 828 20041 25656 4186 11629 22599 17305 22515 646311049 22853 25706 14388 5500 19245 8732 2177 13555 11346 17265 306916581 22225 12563 19717 23577 11 555 25496 6853 25403 5218 15925 2176616529 14487 7643 10715 17442 11119 5679 14155 24213 21000 1116 156205340 8636 16693 1434 5635 6516 9482 20189 1066 15013 25361 1424318506 22236 20912 8952 5421 15691 6126 21595 500 6904 13059 68028433 4694 5524 1421 6 3685 19721 25420 9937 23813 9047 25651 1682621500 24814 6344 17382 7064 13929 4004 16552 12818 8720 5286 220622517 2429 19065 2921 21611 1873 7507 5661 23006 23128 20543 19777
 1770 4636 20900 14931 9247 12340 11008 12966 4471 2731 16445 7916635 14556 18865 22421 22124 12697 9803 25485 7744 18254 11313 900419982 23963 18912 7206 12500 4382 20067 6177 21007 1195 23547 24837756 11158 14646 20534 3647 17728 11676 11843 12937 4402 8261 229449306 24009 10012 11081 3746 24325 8060 19826 842 8836 2898 50197575 7455 25244 4736 14400 22981 5543 8006 24203 13053 1120 51283482 9270 13059 15825 7453 23747 3656 24585 16542 17507 22462 1467015627 15290 4198 22748 5842 13395 23918 16985 14929 3726 25350 2415724896 16365 16423 13461 16615 8107 24741 3604 25904 87 16 9604 203653729 17245 18448 9862 20831 25326 20517 24618 13282 5099 14183 880416455 17646 15376 18194 25528 1777 6066 21855 14372 12517 4488 174901400 8135 23375 20879 8476 4084 12936 25536 22309 16582 6402 2436025119 23586 128 4761 10443 22536 8607 9752 25446 15053 1856 4040377 21160 13474 5451 17170 5938 10256 11972 24210 17833 22047 1610813075 9648 24546 13150 23867 7309 19798 2988 16858 4825 23950 1512520526 3553 11525 23366 245217626 19265 20172 18060 24593 13255 155218839 21132 20119 15214 1 4705 7096 10174 5663 18651 19700 12524 140334127 2971 17499 16287 22368 21463 7943 18880 5567 8047 23363 679710651 24471 14325 4081 7258 4949 7044 1078 797 22910 20474 431821374 13231 22985 5056 3821 23718 14178 9978 19030 23594 8895 253586199 22056 7749 13310 3999 23697 16445 22636 5225 22437 24153 94427978 12177 2893 20778 3175 8645 11863 24623 10311 25767 17057 369120473 11294 9914 22815 2574 8439 3699 5431 24840 21908 16088 182448208 5755 19059 8541 24924 6454 11234 10492 16406 10831 11436 964916264 11275 24953 2347 12667 19190 7257 7174 24819 2938 2522 117493627 5969 13862 1538 23176 6353 2855 17720 2472 7428 573 150360 18539 186611 10502 30022 9368 10761
 3 12299 78284 15048 133625 18444 246406 20775 191757 18970 109718 5329 199829 11296 1865510 15046 2065911 7300 2214012 22029 1447713 11129 74214 13254 1381315 19234 1327316 6079 2112217 22782 582818 19775 424719 1660 1941320 4403 364921 13371 2585122 22770 2178423 10757 1413124 16071 2161725 6393 372526 597 1996827 5743 808428 6770 954829 4285 1754230 13568 2259931 1786 4617
 32 23238 1164833 19627 203034 13601 1345835 13740 1732836 25012 1394437 22513 668738 4934 1258739 21197 513340 22705 693841 7534 2463342 24400 1279743 21911 2571244 12039 114045 24306 102146 14012 2074747 11265 1521948 4670 1553149 9417 1435950 2415 650451 24964 2469052 14443 881653 6926 129154 6209 2080655 13915 407956 24410 1319657 13505 611758 9869 822059 1570 604460 25780 17387
 61 20671 2491362 24558 2059163 12402 370264 8314 135765 20071 1461666 17014 368867 19837 94668 15195 1213669 7758 2280870 3564 292571 3434 7769
表8
    奇偶校验比特累加器的地址(比率8/9)
 0 6235 2848 32221 5800 3492 53482 2757 927 903 6961 4516 47394 1172 3237 62645 1927 2425 36836 3714 6309 24957 3070 6342 71548 2428 613 37619 2906 264 592710 1716 1950 427311 4613 6179 349112 4865 3286 600513 1343 5923 3529
 14 4589 4035 213215 1579 3920 673716 1644 1191 599817 1482 2381 462018 6791 6014 659619 2738 5918 37860 5156 61661 1504 43562 130 19043 6027 31874 6718 7595 6240 28706 2343 13117 1039 54658 6617 25139 1588 522210 6561 53511 4765 205412 5966 689213 1969 386914 3571 242015 4632 98116 3215 416317 973 311718 3802 619819 3794 39480 3196 61261 573 19092 850 4034
 3 5622 16014 6005 5245 5251 57836 172 20327 1875 24758 497 12919 2566 343010 1249 74011 2944 194812 6528 289913 2243 361614 867 373315 1374 470216 4698 228517 4760 391718 1859 405819 6141 35270 2148 50661 1306 1452 2319 8713 3463 10614 5554 66475 5837 3396 5821 49327 6356 47568 3930 4189 211 309410 1007 492811 3584 1235
 12 6982 286913 1612 101314 953 496415 4555 441016 4925 484217 5778 60018 6509 241719 1260 49030 3369 30311 355732242 3028 5833 3258 4404 6226 66555 4895 10946 1481 68477 4433 19328 2107 16499 2119 206510 4003 638811 6720 362212 3694 452113 1164 705014 1965 361315 4331 6616 2970 1796174652 321818 1762 477719 5736 13990 970 2572
 1 2062 65992 4597 48703 1228 69134 4159 10375 2916 23626 395 12267 6911 45488 4618 22419 4120 428010 5825 47411 2154 555812 3793 547113 5707 159514 1403 32515 6601 518316 6369 456917 4846 89618 7092 618419 6764 71270 6358 19511 3117 69602 2710 70623 1133 36044 3694 6575 1355 1106 3329 67367 2505 34078 2462 48069 4216 214
 10 5348 561911 6627 624312 2644 507313 4212 508814 3463 388915 5306 47816 4320 612117 3961 112518 5699 119519 6511 7920 3934 27781 3238 65872 1111 65963 1457 62264 1446 38855 3907 40436 6839 28737 1733 56158 5202 42699 3024 472210 5445 637211 370 182812 4695 160013 680 207414 1801 669015 2669 137716 2463 168117 5972 517118 5728 4284
 19 1696 1459
表9
    奇偶校验比特累加器的地址(比率9/10)
  0 5611 2563 29001 5220 3143 48132 2481 834 813 6265 4064 42654 1055 2914 56385 1734 2182 33156 3342 5678 22467 2185 552 33858 2615 236 53349 1546 1755 384610 4154 5561 314211 4382 2957 540012 1209 5329 317913 1421 3528 606314 1480 1072 539815 3843 1777 436916 1334 2145 416317 2368 5055 2600 6118 54051 2994 43702 3405 16693 4640 55504 1354 39215 117 1713
 6 5425 28667 6047 6838 5616 25829 2108 117910 933 492111 5953 226112 1430 469913 5905 48014 4289 184615 5374 620816 1775 347617 3216 21780 4165 8841 2896 37442 874 28013 3423 55794 3404 35525 2876 55156 516 17197 765 36318 5059 14419 5629 59810 5405 47311 4724 521012 155 183213 1689 222914 449 116415 2308 308816 1122 669
 17 2268 57580 5878 26091 782 33592 1231 42313 4225 20524 4286 35175 5531 31846 1935 45607 1174 1318 3115 9569 3129 108810 5238 444011 5722 428012 3540 37513 191 278214 906 443215 3225 111116 6296 258317 1457 9030 855 44751 4097 39702 4433 43613 5198 5414 1146 44265 3202 29026 2724 5257 1083 41248 2326 60039 5605 5990
  10 4376 157911 4407 98412 1332 616313 5359 397514 1907 185415 3601 574816 6056 326617 3322 40850 1768 32441 2149 1442 1589 42913 5154 12524 1855 59395 4820 27066 1475 33607 4266 6938 4156 20189 2103 75210 3710 385311 5123 93112 6146 332313 1939 500214 5140 143715 1263 29316 5949 466517 4548 63800 3171 46901 5204 21142 6384 5565
 3 5722 17574 2805 62645 1202 26166 1018 32447 4018 52898 2257 30679 2483 307310 1196 532911 649 391812 3791458113 5028 380314 3119 350615 4779 43116 3888 551017 4387 40840 5836 16921 5126 10782 5721 61653 3540 24994 2225 63485 1044 14846 6323 40427 1313 56038 1303 34969 3516 363910 5161229311 4682 384512 3045 64313 2818 2616
 14 3267 64915 6236 59316 646 294817 4213 14420 5779 15961 2403 12372 2217 15143 5609 7164 5155 38585 1517 13126 2554 31587 5280 26438 4990 13539 5648 117010 1152 436611 3561 536812 3581 141113 5647 466114 1542 540115 5078 268716 316 175517 3392 1991
表10
对于BCH编码器211，在表11中列举了BCH码参数。
LDPC编码率 BCH未编码分组长度kbch  BCH编码分组长度nbch  BCH纠错(比特)
  1/2   32208   32400   12
  2/3   43040   43200   10
  3/4   48408   48600   12
  4/5   51648   51840   12
  5/6   53840   54000   10
  3/5   38688   38880   12
  8/9   57472   57600   8
  9/10   58192   58320   8
表11
应当注意，在前面的表格中，nbch＝kldpc。
通过相乘下面表12的列表中的第一t多项式，得到t纠错BCH编码器211的生成多项式：
 g1(x) 1+x2+x3+x5+x16
 g2(x) 1+x+x4+x5+x6+x8+x16
 g3(x) 1+x2+x3+x4+x5+x7+x8+x9+x10+x11+x16
 g4(x) 1+x2+x4+x6+x9+x11+x12+x14+x16
 g5(x) 1+x+x2+x3+x5+x8+x9+x10+x11+x12+x16
 g6(x) 1+x2+x4+x5+x7+x8+x9+x10+x12+x13+x14+x15+x16
 g7(x) 1+x2+x5+x6+x8+x9+x10+x11+x13+x15+x16
 g8(x) 1+x+x2+x5+x6+x8+x9+x12+x13+x14+x16
 g9(x) 1+x5+x7+x9+x10+x11+x16
 g10(x) 1+x+x2+x5+x7+x8+x10+x12+x13+x14+x16
 g11(x) 1+x2+x3+x5+x9+x11+x12+x13+x16
 g12(x) 1+x+x5+x6+x7+x9+x11+x12+x16
表12
按照以下方式将信息比特 m = ( m k bch - 1 , m k bch - 2 , . . . , m 1 , m 0 ) BCH编码成码字 c = ( m k bch - 1 , m k bch - 2 , . . . , m 1 , m 0 , d n bch - k bch - 1 , d n bch - k bch - 2 , . . . , d 1 , d 0 ) . 信息多项式 m ( x ) = m k bch - 1 x k bch - 1 + m k bch - 2 x k bch - 2 + . . . + m 1 x + m 0 乘以xnbch-kbch。接着，xnbch-kbchm(x)除以g(x)。以 d ( x ) = d n bch - k bch - 1 x n bch - k bch - 1 + . . . + d 1 x + d 0 为余数，码字多项式被设置如下： c ( x ) = x n bch - k bch m ( x ) + d ( x ) .
在示例性实施例中，以上LDPC码可以用于各种数字视频应用，例如MPEG(运动图象专家组)分组传输。
图3是图1的***中的示例性接收器的图例。在接收端，接收器300包含解调器301，解调器301对从发送器200接收的信号执行解调。在接收天线303上接收这些信号以进行解调。在解调之后，接收信号被传送到解码器305，解码器305通过结合比特度量产生器307来产生信息X′，从而重构初始源信息。通过非Gray映射，比特度量产生器307在解码处理期间与解码器305来回(迭代)交换概率信息，如图10所示。可选地，如果使用Gray映射(根据本发明的一个实施例)，比特度量产生器执行一遍就足够了，其中每次LDPC解码器迭代之后进一步的比特度量产生的尝试可能产生有限的性能改进；这里参照图11更加全面地描述了这个方案。为理解本发明的优点，如图4所示，查看如何产生LDPC码是有用的。
图4的图例根据本发明的实施例示出了稀疏奇偶校验矩阵的图例。LDPC码是具有稀疏奇偶校验矩阵H(n-k)xn的长线性分组码。通常，分组长度n的范围为数千到数万比特。例如，图4示出了具有长度n＝8和比率1/2的LDPC码的奇偶校验矩阵。图5的双向图可以等价表示相同的码。
图5是图4中矩阵的LDPC码的双向图的图例。奇偶校验公式意味着，对于每个校验节点，所有相邻比特节点的累加和(在GF(伽罗瓦域)(2)上)等于零。如附图所示，比特节点占据图表的左边，并且根据预定关系与一或多个校验节点相关。例如，对应于校验节点m1，相对于比特节点存在以下表达式n1+n4+n5+n8＝0。
回到接收器303，LDPC解码器305被认为是信息通过解码器，其中解码器305的目标是寻找比特节点的数值。为完成这个任务，比特节点和校验节点迭代地彼此通信。这个通信的性质如下所述。
从校验节点到比特节点，每个校验节点为一个相邻比特节点提供有关该比特节点的数值的估测(″评价″)，该估测基于来自其它相邻比特节点的信息。例如，在前面的例子中，如果n4，n5和n8的累加和对于m1而言″看上去象″0，则m1向n1指示：n1的数值相信为0(由于n1+n4+n5+n8＝0)；否则m1向n1指示：n1的数值相信为1。另外，对于软判决解码，增加可靠性测量。
从比特节点到校验节点，每个比特节点向相邻校验节点传递有关其自身数值的估测，该估测基于来自它的其它相邻校验节点的反馈。在前面的例子中，n1只具有两个相邻校验节点m1和m3。如果从m3向n1的反馈表明n1的数值可能为0，则n1会通知m1：n1自身数值的估测为0。对于比特节点具有超过两个的相邻校验节点的情况，比特节点在向与其通信的校验节点报告判决之前，对来自它的其它相邻校验节点的反馈执行多数表决(软判决)。以上处理被重复，直到所有比特节点被认为是正确的(即满足所有奇偶校验公式)，或者直到到达迭代的预定最大数量，从而声明解码失败。
图6的图例根据本发明的实施例示出了稀疏奇偶校验矩阵的子矩阵，其中子矩阵包含限制到下三角区的奇偶校验值。如前所述的，通过限制奇偶校验矩阵的下三角区的数值，编码器203(图2A和2B)可以使用简单编码技术。根据本发明的实施例，施加于奇偶校验矩阵的限制具有以下形式：
H(n-k)xn＝[A(n-k)xkB(n-k)x(n-k)]
，其中B是下三角。
使用Hc T＝0将任何信息分组i＝(i0，i1...，ik-1)编码成码字c＝(i0，i1，...，ik-1，p0，p1，...，pn-k-1)，并且递归地对奇偶校验比特求解；例如，
a00i0+a01i1+...+a0，k-1ik-1+P0＝0＝>求解p0，
a10i0+a11i1+...+a1，k-1ik-1+b10p0+p1＝0＝>求解p1
并且类似地对p2，p3，...，pn-k-1求解。
图7的图表示出了利用非限制奇偶校验矩阵(H矩阵)的码和利用具有图6的限制H矩阵的码之间的性能对比。该图表示出了两种LDPC码之间的性能比较：具有通用奇偶校验矩阵的LDPC码，和奇偶校验矩阵被限制为下三角以简化编码的LDPC码。对于这个模拟，调制方案为8-PSK。性能损失在0.1dB以内。因此，由于下三角H矩阵的限制，性能损失是微小的，而在编码技术的简化方面的效果是显著的。因此，等价于下三角或行和/或列置换后的上三角的任何奇偶校验矩阵，可以用于相同的目的。
图8A和8B的图例分别示出了均可以在图1的***中使用的非Gray 8-PSK调制方案和Gray 8-PSK调制方案。可以在图3的接收器中使用图8A的非Gray 8-PSK方案，以提供需要极低帧消除率(FER)的***。通过结合例如博斯-乔赫里-霍克文黑姆码(BCH)，汉明码或里德-索罗蒙(RS)码的外码而使用图8B所示的Gray 8-PSK方案，也可以满足这个要求。
在这个可以使用8-PSK调制的方案下，不必在LDPC解码器305(图3)和比特度量产生器307之间进行迭代。在没有外码的情况下，如下面图9所示，使用Gray标记的LDPC解码器305表现出较早的差错平台(error floor)。
图8C的图例根据本发明的实施例示出了更高阶信号群集的比特标记的处理。在步骤801和803，码字从LDPC编码器203(图2A和2B)输出，并且被映射到更高阶信号群集中的群集点(如图8D和8F所示)。此映射没有象在传统***中那样被顺序执行，而是以例如交织的非顺序方式执行。下面参照图8F更详细地描述这种映射。接着，调制器205在步骤805根据映射调制信号。此后发送调制信号(步骤807)。
图8D示出了示例性16-APSK(幅度相移键控)群集的图例。群集A和B是16-APSK群集。两个群集A和B之间的唯一差别在于，群集A的内圆符号相对群集B的内圆符号被反时针方向旋转15度，使得内圆符号位于外圆符号之间，以便符号间距离最大。因此，如果前向纠错(FEC)解码器305使用逐符号(symbolwise)解码算法，直观上群集A会更有吸引力。另一方面，在指定多个编码率和不同群集的情况下，使用特定于逐比特(bitwise)解码的FEC码会更加灵活。在这种情况下，不太清楚哪个群集会执行得更好，因为虽然群集A使符号级距离(symbolwisedistances)最大，然而群集B更加″Gray编码友好″。对于编码率3/4，执行AWGN(加性高斯白噪声)模拟(图8E示出了模拟结果)，结果表明，对于逐比特解码，群集B的执行略优。
图8F的图例根据本发明的实施例示出了用于正交相移键控(QPSK)，8-PSK，16-APSK和32-APSK符号的群集。
图8F分别示出了用于QPSK，8-PSK，16-APSK和32-APSK符号的对称群集。对于QSPK，来自LDPC编码器203的两个LDPC编码比特被映射到QPSK符号。也就是说，比特2i和2i+1确定第i个QPSK符号，其中i＝0，1，2，...，N/2-1，N是编码LDPC分组长度。对于8-PSK，比特N/3+i，2N/3+i和i确定第i个8-PSK符号，其中i＝0，1，2，...，N/3-1。对于16-APSK，比特N/2+2i，2i，N/2+2i+1和2i+1指定第i个16-APSK符号，其中i＝0，1，2，...，N/4-1。此外，对于32-APSK，比特N/5+i，2N/5+i，4N/5+i，3N/5+i和i确定第i个符号，其中i＝0，1，2，...，N/5-1。
可选地，如图8G所示，可以选择8-PSK，16-APSK和32-APSK群集标记。通过这种标记，N个LDPC编码比特首先通过比特交织器。在示例性实施例，比特交织表是二维数组，其中N/3个行和3个列用于8-PSK，N/4个行和4个列用于16-APSK，N/5个行和5个列用于32-APSK。LDPC编码比特被逐列写入交织表，并且逐行读出。应当注意，对于8-PSK和32-APSK的情况，这种具有如图8G所示的标记的行/列比特交织器策略确切地等价于前面参照图8F示出的标记描述的比特交织器策略。对于16-APSK的情况，这2个策略是功能等价的；也就是说，它们在AWGN信道上表现出相同的性能。
图8H图解了以上符号群集的模拟结果(在AWGN信道上)。表13总结了在PER＝10-6的情况下的预计性能，和相距限制容量的距离。
 码 Es/No(dB) 到容量的距离(dB)
 2/3，8-PSK  6.59  0.873
 3/4，8-PSK  7.88  0.690
 5/6，8-PSK  9.34  0.659
 8/9，8-PSK  10.65  0.750
 9/10，8-PSK  10.95  0.750
 1/2，QPSK  0.99  0.846
 3/5，QPSK  2.20  0.750
 2/3，QPSK  3.07  0.760
 3/4，QPSK  4.02  0.677
 4/5，QPSK  4.66  0.627
 5/6，QPSK  5.15  0.600
 7/8，QPSK  5.93  0.698
 8/9，QPSK  6.17  0.681
 9/10，QPSK  6.39  0.687
 3/4，16-APSK  10.19  0.890
 4/5，16-APSK  11.0  0.850
 5/6，16-APSK  11.58  0.800
 7/8，16-APSK  12.54  0.890
 4/5，32-APSK  13.63  1.100
 5/6，32-APSK  14.25  1.050
 8/9，32-APSK  15.65  1.150
表13
图9的图表示出了利用图8A和8B的Gray标记和非Gray标记的码之间的性能对比。差错平台源于这样的事实：假定来自LDPC解码器305的反馈正确，则对于非Gray标记而言，8-PSK比特度量的再生更加精确，因为具有已知2比特的两个8-PSK符号与非Gray标记进一步分离。这可以等价地视为以更高的信噪比(SNR)工作。因此，即使使用Gray或非Gray标记的相同LDPC码的差错渐近线具有相同的斜率(即彼此平行)，具有非Gray标记的LDPC码的差错渐近线会在任何SNR上穿过较低的FER。
另一方面，对于不需要极低FER的***，在LDPC解码器305和8-PSK比特度量产生器307之间没有任何迭代的Gray标记可能更加适用，由于在每次LDPC解码器迭代之前再生8-PSK比特度量会导致额外的复杂度。此外，当使用Gray标记时，在每次LDPC解码器迭代之前再生8-PSK比特度量只产生非常轻微的性能改进。如上所述，没有迭代的Gray标记可以被用于需要极低FER的***，假定实现外码。
Gray标记和非Gray标记之间的选择还取决于LDPC码的特征。通常，比特或校验节点度数(degree)越高，则越适用于Gray标记，由于对于更高的节点度数，就非Gray标记而言，从LDPC解码器305到8-PSK(或类似的更高阶调制)比特度量产生器307的初始反馈退化得更加厉害。
当8-PSK(或类似的更高阶)调制被用于二进制解码器时，发现没有″等噪声″地接收符号的3个(或更多)比特。例如，对于Gray 8-PSK标记，认为符号的第3个比特给解码器带来的噪声多于其它2比特。因此，LDPC码设计没有为8-PSK符号的″含更多噪声″的第3比特所表示的那些比特节点分配少量的边(edge)，使得那些比特没有被双倍惩罚。
图10的流程图根据本发明的实施例示出了使用非Gray映射的LDPC解码器的操作。在这个方案中，LDPC解码器和比特度量产生器逐个进行迭代。在这个例子中，使用8-PSK调制；然而相同原理也适用于其它更高级的调制方案。在这种情况下，假定解调器301输出距离向量d，向比特度量产生器307指示接收的有噪声符号点和8-PSK符号点之间的距离，因而向量分量如下所示：
d i = - E s N o { ( r x - s i , x ) 2 + ( r y - s i , y ) 2 } - - - i = 0,1 , . . . , 7 .
8-PSK比特度量产生器307与LDPC解码器305通信以交换先验概率信息和后验概率信息，其中先验概率信息和后验概率信息分别被表示成u和a。也就是说，向量u和a分别表示编码比特的对数似然比的先验和后验概率。
8-PSK比特度量产生器307按如下方式产生每组3个比特的先验似然比。首先，获得有关编码比特的非本征信息：
ej＝aj-uj    j＝0，1，2。
接着确定8-PSK符号概率pi，i＝0，1，...，7。
*yj＝-f(0，ej)  j＝0，1，2其中f(a，b)＝max(a，b)+LUTf(a，b)，LUTf(a，b)＝ln(1+e-|a-b|)
*xj＝yj+ej    j＝0，1，2
*p0＝x0+x1+x2    p4＝y0+x1+x2
p1＝x0+x1+y2     p5＝y0+x1+y2
p2＝x0+y1+x2     p6＝y0+y1+x2
p3＝x0+y1+y2     p7＝y0+y1+y2
接着，比特度量产生器307按照如下方式确定编码比特的先验对数似然比以作为LDPC解码器305的输入：
u0＝f(d0+p0，d1+p1，d2+p2，d3+p3)-f(d4+p4，d5+p5，d6+p6，d7+p7)-e0
u1＝f(d0+p0，d1+p1，d4+p4，d5+p5)-f(d2+p2，d3+p3，d6+p6，d7+p7)-e1
u2＝f(d0+p0，d2+p2，d4+p4，d6+p6)-f(d1+p1，d3+p3，d5+p5，d7+p7)-e2
应当注意，具有超过两个的变量的函数j(.)可以被递归评估；例如f(a，b，c)＝f(f(a，b)，c)。
现在描述使用非Gray映射的LDPC解码器305的操作。在步骤1001，LDPC解码器305根据以下公式(和图12A所示的)在第一次迭代之前初始化编码比特的对数似然比v：
v n → k i = u n , n = 0,1 , . . . , N - 1 , i = 1,2 , . . . , deg (比特节点n)
这里，vn→ki表示从比特节点n到其相邻校验节点ki的信息，un表示比特n的解调器输出，N是码字长度。
在步骤1003，更新校验节点k，其中输入v产生输出w。如图12B所示，从其dc个相邻比特节点到校验节点k的传入信息被表示成vn1→k，vn2→k，...，vndc→k。目标是计算从校验节点k回到dc个相邻比特节点的传出信息。这些信息被表示成wk→n1，wk→n2，...，wk→ndc，其中
w k → n i = g ( v n 1 → k , v n 2 → k , . . . , v n i - 1 → k , v n i + 1 → k , . . . , v n ck → k )
函数g()被定义如下：
g(a，b)＝sign(a)×sign(b)×{min(|a|，|b|)}+LUTg(a，b)，
其中LUTg(a，b)＝ln(1+e-|a+b|)-ln(1+e-|a-b|)。类似于函数f，具有超过两个的变量的函数g可以递归评估。
[70]接着，解码器305在步骤1205输出后验概率信息(图12C)，使得：
a n = u n + Σ j w k j → n .
在步骤1007，确定是否满足所有的奇偶校验公式。如果不满足这些奇偶校验公式，则象在步骤1009中那样，解码器305重新导出8-PSK比特度量和信道输入un。接着象在步骤1011中那样，更新比特节点。如图14C所示，从其dv个相邻校验节点到比特节点n的传入信息被表示成wk1→n，wk2→n，...，wkdv→n。计算从比特节点n回到dv个相邻校验节点的传出信息；这种信息被表示成vn→k1，vn→k2，...，vn→kdv，并且计算如下：
v n → k i = u n + Σ j ≠ i w k j → n
在步骤1013，解码器305输出硬判决(在满足所有奇偶校验公式的情况下)：
Figure A0380085200621
如果 H c ^ T = 0 , 则停止
当使用非Gray标记时，以上方案是合适的。然而当实现Gray标记时，执行图11的处理。
图11的流程图根据本发明的实施例示出了图3的使用Gray映射的LDPC解码器的操作。当使用Gray标记时，只在LDPC解码器之前一次性产生比特度量会更加有利，因为在每次LDPC解码器迭代之后再生比特度量只产生微小的性能改进。象图10的步骤1001和1003那样，执行编码比特v的对数似然比的初始化，并且在步骤1101和1103更新校验节点。接着象在步骤1105中那样，更新比特节点n。此后，解码器输出后验概率信息(步骤1107)。在步骤1109，确定是否满足所有的奇偶校验公式；如果全部满足，解码器输出硬判决(步骤1111)。否则重复步骤1103-1107。
图13A的流程图根据本发明的各个实施例示出了使用正反向方案计算校验节点和比特节点之间的传出消息的处理。对于具有dc个相邻边的校验节点，执行dc(dc-1)和许多g(.，.)函数的计算。然而，正反向方案将计算复杂度缩减到3(dc-2)，其中存储dc-1个变量。
参照图12B，从dc个相邻比特节点到校验节点k的传个信息被表示成vn1→k，vn2→k，...，vndc→k。期望计算从校验节点k回到dc个相邻比特节点的传出信息；这些传出信息被表示成wk→n1，wk→n2，...，wk→ndc。
在计算这些传出信息的正反向方案中，正向变量f1，f2，...，fdc被定义如下：
f1＝v1→k
f2＝g(f1，v2→k)
f3＝g(f2，v3→k)
...
...
fdc＝g(fdc-1，vdc→k)
在步骤1301，计算这些正向变量，并且在步骤1303存储这些正向变量。
类似地，反向变量b1，b2，...，bdc被定义如下：
bdc＝vdc→k
bdc-1＝g(bdc，vdc-1→k)
b1＝g(b2，v1→k)
在步骤1305，计算这些反向变量。此后象在步骤1307中那样，根据存储的正向变量和计算的反向变量计算传出信息。传出信息被计算如下：
wk→1＝b2
wk→i＝g(fi-1，bi+1)  i＝2，3，...，dc-1
wk→dc＝fdc-1
在这个方案中，只需要存储正向变量f2，f3，...，fdc。当计算反向变量bi时，同时计算传出信息wk→i，从而不必存储反向变量。
如下面讨论的，通过并行方案可以进一步增强计算负载。
图13B的流程图根据本发明的各个实施例示出了使用并行方案计算校验节点和比特节点之间的传出消息的处理。对于具有来自dc个相邻比特节点的输入vn1→k，vn2→k，...，vndc→k的校验节点k，象在步骤1311中那样计算以下参数：
γ k = g ( v n 1 → k , v n 2 → k , . . . , v n dc → k )
应当注意，g(.，.)函数也可以被表示成以下形式：
g ( a , b ) = ln 1 + e a + b e a + e b
通过使用g(.，.)函数的回归性质，得到以下表达式：
γ k = ln 1 + e g ( v n 1 → k , . . . , v n i - 1 → k , v n i + 1 → k , . . . , v n dc → k ) + v n i → k e g ( v n 1 → k , . . . , v n i - 1 → k , v n i + 1 → k , . . . , v n dc → k ) + e v n i → k = ln 1 + e w k → n i + v n i → k e w k → n i + e v n i → k
因此，可以按照下面的方式对wk→ni求解：
w k → n i = ln e v n i → k + γ k - 1 e v n i → k - γ k - 1 - γ k
使用表示函数ln|ex-1|的查找表LUTx可以获得以上公式的ln(.)项(步骤1313)。不同于其它查找表LUTf或LUTg，表LUTx需要的表项的数量最好与量化等级的数量一样多。一旦获得γk，可以在步骤1315使用以上公式并行地针对所有ni计算wk→ni。
γk的计算延迟为log2(dc)会更加有利。
图14A-14C的图表示出了根据本发明的各个实施例产生的LDPC码的模拟结果。尤其是，图14A-14C示出了具有更高阶调制和编码率3/4(QPSK，1.485比特/符号)，2/3(8-PSK，1.980比特/符号)和5/6(8-PSK，2.474比特/符号)的LDPC码的性能。
存在两个通用方案以实现校验节点和比特节点之间的互连：(1)完全并行方案和(2)部分并行方案。在完全并行体系结构中，物理实现所有节点及其互连。这个体系结构的优点是速度。
然而在实现所有节点及其连接时，完全并行体系结构会导致更大的复杂度。因此，对于完全并行体系结构，需要使用更小的分组长度以降低复杂度。在这种情况下，对于相同的时钟频率，会导致成比例的吞吐率降低，和FER-Es/No性能的某种退化。
实现LDPC码的第二个方案是只物理实现全部节点的一个子集，并且只使用这些有限数量的″物理″节点来处理码的所有″功能″节点。尽管可以使LDPC解码器的操作非常简单，并且能够并行执行，然而进一步的设计问题是如何在″随机″分布的比特节点和校验节点之间建立通信。根据本发明的一个实施例，解码器305(图3)通过以结构化方式访问存储器来解决这个问题，从而实现表面上随机的码。参照图15A和15B说明这个方案。
图15A和15B的图例根据本发明的实施例分别示出了存储器的上边和下边，所述存储器被组织成支持结构化访问，以实现LDPC编码中的随机性。通过聚焦于奇偶校验矩阵的生成，可以实现结构化访问而无需破坏真正随机码的性能。通常，可以通过校验节点与比特节点的连接规定奇偶校验矩阵。例如，比特节点可以被分成具有固定尺寸的组，出于图解的目的，该尺寸为392。另外，假定连接到度数3的第一比特节点的校验节点被编号为例如a，b和c，则连接到第二比特节点的校验节点被编号为a+p，b+p和c+p，连接到第三比特节点的校验节点被编号为a+2p，b+2p和c+2p等等；其中p＝(校验节点的编号)/392。对于具有392个比特节点的下一个组，连接到第一比特节点的校验节点不同于a，b，c，使得通过适用选择p，所有校验节点具有相同的度数。在自由常数(free constants)上执行随机搜索，使得所得到的LDPC码没有cycle-4和cycle-6。由于本发明的奇偶校验矩阵的结构特征，可以存储边信息，以允许在解码期间并行访问一组相关边值。
换言之，本发明的方案利于在校验节点和比特节点处理期间进行存储器访问。双向图中边的数值可以被存储在例如随机访问存储器(RAM)的存储介质中。应当注意，对于校验节点和比特节点处理期间的真正随机LDPC码，需要以随机方式逐个访问边的数值。然而这种常规访问方案对于高数据速率应用而言速度过慢。以这样的方式组织图15A和15B的RAM，其中可以在一个时钟周期内获取较大的相关边的组；因此，根据预定方案或结构，这些数值在存储器中被放置在″一起″。可以发现，实际上，即使具有真正随机码，对于一组校验节点(和分别地，比特节点)而言，相关边可以在RAM中放置在彼此之后，但是与一组比特节点(分别地，校验节点)相邻的相关边会随机散布在RAM中。因此，本发明所说的″一起″源于奇偶校验矩阵本身的设计。也就是说，校验矩阵设计保证一组比特节点和校验节点的相关边在RAM中同时放置在一起。
如图15A和15B所示，每个框包含边的数值，为多个比特(例如6个)。根据本发明的一个实施例，边RAM被分成两个部分：上边RAM1501(图15A)和下边RAM 1503(图15B)。下边RAM 1503包含例如度数2的比特节点和校验节点之间的边。上边RAM 1503包含例如度数大于2的比特节点和校验节点之间的边。因此，对于每个校验节点，2个相邻边被存储在下边RAM 1503中，其余边被存储在上边RAM 1501中。例如，表14指定了各个编码率下上边RAM 1501和下边RAM 1503的尺寸：
  1/2   2/3   3/4   5/6
  上边RAM   400×392   440×392   504×392   520×392
  下边RAM   160×392   110×392   72×392   52×392
表14
根据表14，具有尺寸576×392的边RAM足以存储所有编码率1/2，2/3，3/4和5/6的边度量。
如上所述，在这个示例性情况下，一次选择一组392个比特节点和392个校验节点进行处理。对于392个校验节点的处理，从上边RAM1501访问q＝dc-2个连续行，并且从下边RAM 1503访问2个连续行。dc的数值取决于具体的码，例如针对上述的码，对于比率1/2，dc＝7；对于比率2/3，dc＝10；对于比率3/4，dc＝16；对于比率5/6，dc＝22。当然，可以针对其它的码采用其它的dc数值。在这种情况下，q+2为每个校验节点的度数。
对于比特节点处理，如果392个比特节点的组具有度数2，其边位于下边RAM 1503的2个连续行中。如果比特节点具有度数d＞2，其边位于上边RAM 1501的d个行中。这d个行的地址可以被存储在例如只读存储器(ROM)的非易失存储器中。这些行中的一个内的边对应于392个比特节点的第一边，另一个行内的边对应于392个比特节点的第二边，等等。此外，对于每个行，属于392个节点的组中的第一比特节点的边的列索引也可以被存储在ROM中。对应于第二，第三比特节点等等的边以″回绕″方式跟随在开始列索引之后。例如，如果行中第j个边属于第一比特节点，则第(j+1)个边属于第二比特节点，第(j+2)个边属于第三比特节点，...，而第(j-1)个边属于第392个比特节点。
通过图15A和15B示出的组织，在LDPC编码期间大大增强了存储器访问的速度。
图16图解了一种计算机***，通过该计算机***可以实现基于本发明的实施例。计算机***1600包含总线1601或用于传送信息的其它通信机构，和连接到总线1601以处理信息的处理器1603。计算机***1600也包含例如随机访问存储器(RAM)的主存储器1605或其它动态存储设备，其连接到总线1601以存储信息和将由处理器1603执行指令。主存储器1605也可以被用来在处理器1603执行的指令的执行期间存储临时变量或其它中间信息。计算机***1600还包含只读存储器(ROM)1607或其它静态存储设备，其连接到总线1601以存储处理器1603的静态信息和指令。例如磁盘或光盘的存储设备1609还被连接到总线1601以存储信息和指令。
计算机***1600可以通过总线1601连接到显示器1611，例如阴极射线管(CRT)，液晶显示器，有效矩阵显示器或等离子体显示器以向计算机用户显示信息。输入设备1613，例如包含字符和其它按键的键盘被连接到总线1601，以向处理器1603传送信息和命令选择。另一种用户输入设备是光标控制器1615，例如鼠标，轨迹球或光标方向键，用于向处理器1603传送方向信息和命令选择，并且用于控制光标在显示器1611上的移动。
根据本发明的一个实施例，计算机***1600响应处理器1603执行主存储器1605中包含的指令序列而提供LDPC码的生成。可以从例如存储设备1609的另一个计算机可读介质将这种指令读取到主存储器1605中。主存储器1605中包含的指令序列的执行导致处理器1603执行这里描述的处理步骤。多处理结构中的一或多个处理器也可以被用来执行主存储器1605中包含的指令。在可选实施例中，可以使用硬连线电路取代软件指令或与之结合，以实现本发明的实施例。于是，本发明的实施例不局限于硬件电路和软件的任何特定组合。
计算机***1600还包含连接到总线1601的通信接口1617。通信接口1617提供连接到网络链路1619的双向数据通信，所述网络链路1619连接到局域网1621。例如，通信接口1617可以是数字用户线路(DSL)卡或调制解调器，综合业务数字网络(ISDN)卡，电缆调制解调器或电话调制解调器，用于提供针对相应类型的电话线的数据通信连接。作为另一个例子，通信接口1617可以是局域网(LAN)卡(例如EthemetTM或异步传送模式(ATM)网络的局域网(LAN)卡)，用于提供针对兼容LAN的数据通信连接。也可以实现无线链路。在任何这种实现中，通信接口1617发送和接收电气，电磁或光学信号，这些信号传递表示各种信息的数字数据流。此外，通信接口1617可以包含外设接口设备，例如通用串行总线(USB)接口，PCMCIA(个人计算机存储器卡国际协会)接口等等。
网络链路1619通常通过一或多个网络提供到其它数据设备的数据通信。例如，网络链路1619可以提供通过局域网1621到主计算机1623的连接，主计算机1623具有到网络1625(例如广域网(WAN)或全球分组数据通信网络，现在通常被称作″因特网″)或到服务提供商操作的数据设备的连接。局域网1621和网络1625使用电气，电磁或光学信号传送信息和指令。通过各个网络传送的信号，和通过通信接口1617在网络链路1619上传送的信号是传递信息和指令的载波的示例性形式，其中通信接口1617与计算机***1600之间传送数字数据。
计算机***1600可以通过网络，网络链路1619和通信接口1617发送信息和接收包含程序代码的数据。在因特网例子中，服务器(未示出)可以通过网络1625，局域网1621和通信接口1617发送所请求的代码，所述的代码属于用来实现本发明的实施例的应用程序。处理器1603可以执行发送的代码(同时被接收)，并且/或者在存储设备169或其它非易失存储器中存储此代码，以便以后执行。通过这种方式，计算机***1600可以获得载波形式的应用代码。
这里使用的术语″计算机可读介质″是指参与向处理器1603提供指令以便执行的任何介质。这种介质可以采用许多形式，包含但不局限于非易失介质，易失介质和传输介质。非易失介质包含例如光盘或磁盘，例如存储设备1609。易失介质包含动态存储器，例如主存储器1605。传输介质包含同轴电缆，铜线和光纤，包含有包括总线1601的导线。传输介质也可以具有声波，光波或电磁波，例如在射频(RF)和红外(IR)数据通信期间产生的波的形式。计算机可读介质的常见形式包含例如软盘，柔性盘(flexible disk)，硬盘，磁带，任何其他磁介质，CD-ROM，CDRW，DVD，任何其他光学介质，打孔卡，纸带，光学标记卡片，任何其他具有孔图案或其它光学可识别标记的物理介质，RAM，PROM和EPROM，快擦写EPROM，任何其他存储器芯片或盒，载波，或任何其他计算机可以读取的介质。
各种形式的计算机可读介质可以用来向处理器提供指令以便执行。例如，最初可以在远程计算机的磁盘上携带用于执行至少部分本发明的指令。在这种情况下，远程计算机将指令加载到主存储器中，使用调制解调器并通过电话线发送指令。本地计算机***的调制解调器接收电话线上的数据，使用红外发送器将数据转换成红外信号，并且将红外信号发送到便携计算设备，例如个人数字助理(PDA)和膝上型电脑。便携计算设备上的红外探测器接收红外信号传递的信息和指令，并且将数据放在总线上。总线将数据传送到主存储器，而处理器从主存储器检索和执行指令。可选地，在被处理器执行之前或之后，主存储器接收的指令可以被存储在存储设备上。
因此，本发明的各个实施例提供了用于信号群集的比特标记的方案。通过将输入信息转换成由多个比特集合表示的码字，例如低密度奇偶校验(LDPC)编码器的编码器产生编码信号。这些比特被非顺序地(例如，交织)映射到较高阶的群集(正交相移键控(QPSK)，8-PSK，16-APSK(幅度相移键控)，32-APSK等等)。有利的是，以上方案提供了编码的增强性能。
虽然已经结合若干实施例和实现描述了本发明，然而本发明不限于，但是覆盖了在所附权利要求书的范围内的各种明显的修改和等价方案。

Claims (26)

1.一种用于发送编码信号的方法，该方法包括：
从编码器(203)接收码字的多个比特集合中的一个，以便将输入信息转换成码字；
非顺序地将所述一个比特集合映射到更高阶群集；和
根据映射输出更高阶群集中对应于所述一个比特集合的符号。
2.如权利要求1所述的方法，还包括：
以逐列方式向分组交织器写入N个编码比特；和
以逐行方式读出编码比特，其中当更高阶调制为8-PSK(相移键控)时，分组交织器具有N/3个行和3个列，当更高阶调制为16-APSK(幅度相移键控)时，分组交织器具有N/4个行和4个列，当更高阶调制为32-APSK时，分组交织器具有N/5个行和5个列。
3.如权利要求1所述的方法，其中编码器(203)在接收步骤中根据低密度奇偶校验(LDPC)码产生码字。
4.如权利要求3所述的方法，其中通过将奇偶校验矩阵的三角部分限制为零值，LDPC码的奇偶校验矩阵被结构化。
5.如权利要求3所述的方法，其中更高阶群集表示正交相移键控(QPSK)调制方案，该方法还包括：
根据第2i个和第(2i+1)个LDPC编码比特的集合确定第i个QPSK符号，其中i＝0，1，2，...，N/2-1，  N是编码LDPC分组长度。
6.如权利要求3所述的方法，其中更高阶群集表示8-PSK调制方案，该方法还包括：
根据第(N/3+i)个，第(2N/3+i)个和第i个LDPC编码比特的集合确定第i个8-PSK符号，其中i＝0，1，2，...，N/3-1，N是编码LDPC分组长度。
7.如权利要求3所述的方法，其中更高阶群集表示16-APSK(幅度相移键控)调制方案，该方法还包括：
根据第(N/2+2i)个，第2i个，第(N/2+2i+1)个和第(2i+1)个LDPC编码比特的集合确定第i个16-APSK符号，其中i＝0，1，2，...，N/3-1，N是编码LDPC分组长度。
8.如权利要求3所述的方法，其中更高阶群集表示32-APSK(幅度相移键控)调制方案，该方法还包括：
根据第(N/5+i)个，第(2N/5+i)个，第(4N/5+i)个，第(3N/5+i)个和第i个LIPC编码比特的集合确定第i个32-APSK符号，其中i＝0，1，2，...，N/5-1，  N是编码LDPC分组长度。
9.一种携带用于发送编码信号的指令的计算机可读介质，所述指令被配置成当执行时使得一或多个处理器执行如权利要求1所述的方法。
10.一种用于产生编码信号的发送器，该发送器包括：
编码器(203)，被构造成将输入信息转换成由多个比特集合表示的码字；和
被构造成将一个比特集合非顺序地映射到更高阶群集的逻辑，其中根据映射输出更高阶群集中对应于所述一个比特集合的符号。
11.如权利要求10所述的发送器，其中N个编码比特被逐列写入分组交织器，并且被逐行读出，当更高阶调制为8-PSK(相移键控)时，分组交织器具有N/3个行和3个列，当更高阶调制为16-APSK(幅度相移键控)时，分组交织器具有N/4个行和4个列，当更高阶调制为32-APSK时，分组交织器具有N/5个行和5个列。
12.如权利要求11所述的发送器，其中编码器(203)根据低密度奇偶校验(LDPC)码产生码字。
13.如权利要求12所述的发送器，其中通过将奇偶校验矩阵的三角部分限制为零值，LDPC码的奇偶校验矩阵被结构化。
14.如权利要求12所述的发送器，其中更高阶群集表示正交相移键控(QPSK)调制方案，所述逻辑还被构造成根据第2i个和第(2i+1)个LDPC编码比特的集合确定第i个QPSK符号，其中i＝0，1，2，...，N/2-1，N是编码LDPC分组长度。
15.如权利要求12所述的发送器，其中更高阶群集表示8-PSK调制方案，所述逻辑还被构造成根据第(N/3+i)个，第(2N/3+i)个和第i个LDPC编码比特的集合确定第i个8-PSK符号，其中i＝0，1，2，...，N/3-1，N是编码LDPC分组长度。
16.如权利要求12所述的发送器，其中更高阶群集表示16-APSK(幅度相移键控)调制方案，所述逻辑还被构造成根据第(N/2+2i)个，第2i个，第(N/2+2i+1)个和第(2i+1)个LDPC编码比特的比特集合确定第i个16-APSK符号，其中i＝0，1，2，...，N/3-1，N是编码LDPC分组长度。
17.如权利要求12所述的发送器，其中更高阶群集表示32-APSK(幅度相移键控)调制方案，所述逻辑还被构造成根据第(N/5+i)个，第(2N/5+i)个，第(4N/5+i)个，第(3N/5+i)个和第i个LDPC编码比特的比特集合确定第i个32-APSK符号，其中i＝0，1，2，...，N/5-1，N是编码LDPC分组长度。
18.一种用于处理编码信号的方法，该方法包括：
对所接收的表示码字的编码信号进行解调，其中根据对应于码字的多个比特的非顺序映射来调制该编码信号；和
对与编码信号相关的码字进行解码。
19.如权利要求18所述的方法，其中N个编码比特被逐列写入分组交织器，并且被逐行读出，当更高阶调制为8-PSK(相移键控)时，分组交织器具有N/3个行和3个列，当更高阶调制为16-APSK(幅度相移键控)时，分组交织器具有N/4个行和4个列，当更高阶调制为32-APSK时，分组交织器具有N/5个行和5个列。
20.如权利要求19所述的方法，其中解码步骤基于低密度奇偶校验(LDPC)码。
21.如权利要求20所述的方法，其中通过将奇偶校验矩阵的三角部分限制为零值，LDPC码的奇偶校验矩阵被结构化。
22.如权利要求20所述的方法，其中更高阶群集表示正交相移键控(QPSK)调制方案，并且根据第2i个和第(2i+1)个LDPC编码比特的集合确定第i个QPSK符号，其中i＝0，1，2，...，N/2-1，N是编码LDPC分组长度。
23.如权利要求20所述的方法，其中更高阶群集表示8-PSK调制方案，根据第(N/3+i)个，第(2N/3+i)个和第i个LDPC编码比特的集合确定第i个8-PSK符号，其中i＝0，1，2，...，N/3-1，N是编码LDPC分组长度。
24.如权利要求20所述的方法，其中更高阶群集表示16-APSK(幅度相移键控)调制方案，根据第(N/2+2i)个，第2i个，第(N/2+2i+1)个和第(2i+1)个LDPC编码比特的比特集合确定第i个16-APSK符号，其中i＝0，1，2，...，N/3-1，N是编码LDPC分组长度。
25.如权利要求20所述的方法，其中更高阶群集表示32-APSK(幅度相移键控)调制方案，根据第(N/5+i)个，第(2N/5+i)个，第(4N/5+i)个，第(3N/5+i)个和第i个LDPC编码比特的比特集合确定第i个32-APSK符号，其中i＝0，1，2，...，N/5-1，N是编码LDPC分组长度。
26.一种携带用于处理编码信号的指令的计算机可读介质，所述指令被配置成当执行时使得一或多个处理器执行如权利要求18所述的方法。
CN03800852.1A 2002-07-03 2003-07-03 一种用于通信***中编码信号的装置和方法 Expired - Lifetime CN1593012B (zh)

Applications Claiming Priority (25)

Application Number Priority Date Filing Date Title
US39345702P 2002-07-03 2002-07-03
US60/393,457 2002-07-03
US39876002P 2002-07-26 2002-07-26
US60/398,760 2002-07-26
US40381202P 2002-08-15 2002-08-15
US60/403,812 2002-08-15
US42150502P 2002-10-25 2002-10-25
US60/421/505 2002-10-25
US42199902P 2002-10-29 2002-10-29
US60/421,999 2002-10-29
US42371002P 2002-11-04 2002-11-04
US60/423,710 2002-11-04
US44019903P 2003-01-15 2003-01-15
US60/440,199 2003-01-15
US44764103P 2003-02-14 2003-02-14
US60/447,641 2003-02-14
US45622003P 2003-03-20 2003-03-20
US60/456,220 2003-03-20
US46935603P 2003-05-09 2003-05-09
US60/469,356 2003-05-09
US48211203P 2003-06-24 2003-06-24
US48210703P 2003-06-24 2003-06-24
US60/482,107 2003-06-24
US60/482,112 2003-06-24
PCT/US2003/022334 WO2004006443A1 (en) 2002-07-03 2003-07-03 Bit-interleaved coded modulation using low density parity check (ldpc) codes

Publications (2)

Publication Number Publication Date
CN1593012A true CN1593012A (zh) 2005-03-09
CN1593012B CN1593012B (zh) 2015-05-20

Family

ID=30119573

Family Applications (3)

Application Number Title Priority Date Filing Date
CN03800852.1A Expired - Lifetime CN1593012B (zh) 2002-07-03 2003-07-03 一种用于通信***中编码信号的装置和方法
CNB038008505A Expired - Fee Related CN100440736C (zh) 2002-07-03 2003-07-03 用于低密度奇偶校验码解码器中的路由的方法和***
CNB038008491A Expired - Lifetime CN100356697C (zh) 2002-07-03 2003-07-03 使用结构化奇偶校验矩阵的低密度奇偶校验码的编码

Family Applications After (2)

Application Number Title Priority Date Filing Date
CNB038008505A Expired - Fee Related CN100440736C (zh) 2002-07-03 2003-07-03 用于低密度奇偶校验码解码器中的路由的方法和***
CNB038008491A Expired - Lifetime CN100356697C (zh) 2002-07-03 2003-07-03 使用结构化奇偶校验矩阵的低密度奇偶校验码的编码

Country Status (12)

Country Link
US (5) US7203887B2 (zh)
EP (3) EP1518328B1 (zh)
JP (3) JP3917624B2 (zh)
KR (3) KR100674523B1 (zh)
CN (3) CN1593012B (zh)
AT (4) ATE498946T1 (zh)
AU (3) AU2003247805A1 (zh)
CA (3) CA2454574C (zh)
DK (1) DK1518328T3 (zh)
ES (3) ES2282671T3 (zh)
HK (4) HK1069933A1 (zh)
WO (3) WO2004006443A1 (zh)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102214360A (zh) * 2010-04-06 2011-10-12 腾讯科技（深圳）有限公司 一种位图构建方法及装置、求交的方法及装置
CN101150550B (zh) * 2006-09-18 2012-02-01 国家广播电影电视总局广播科学研究院 交织低密度奇偶校验编码比特的方法、发射器和接收器
CN103609025A (zh) * 2011-04-28 2014-02-26 索尼公司 数据处理装置和数据处理方法
CN106416084A (zh) * 2014-05-21 2017-02-15 三星电子株式会社 传输设备及其交织方法
CN106464270A (zh) * 2014-05-21 2017-02-22 三星电子株式会社 传输设备及其交织方法
CN106464271A (zh) * 2014-05-21 2017-02-22 三星电子株式会社 传输设备及其交织方法
CN106471782A (zh) * 2014-02-19 2017-03-01 三星电子株式会社 发送设备及其交织方法
CN107408949A (zh) * 2015-02-25 2017-11-28 三星电子株式会社 发送器及其产生附加奇偶校验的方法
CN107408952A (zh) * 2015-03-02 2017-11-28 三星电子株式会社 发送器及其缩减方法
CN107409011A (zh) * 2015-02-25 2017-11-28 三星电子株式会社 发送器及其产生附加奇偶校验的方法
US10355817B2 (en) 2014-05-21 2019-07-16 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US10367533B2 (en) 2014-05-21 2019-07-30 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN110086736A (zh) * 2013-04-12 2019-08-02 太阳专利托管公司 发送装置、发送方法、接收装置、接收方法
US10425110B2 (en) 2014-02-19 2019-09-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN110649926A (zh) * 2014-05-21 2020-01-03 三星电子株式会社 传输设备及其交织方法
CN110784287A (zh) * 2014-02-20 2020-02-11 上海数字电视国家工程研究中心有限公司 Ldpc码字的交织映射方法及解交织解映射方法
CN112054807A (zh) * 2015-02-25 2020-12-08 三星电子株式会社 发送方法和接收方法
US11916666B2 (en) 2015-02-25 2024-02-27 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof

Families Citing this family (389)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7587659B2 (en) 2002-05-31 2009-09-08 Broadcom Corporation Efficient front end memory arrangement to support parallel bit node and check node processing in LDPC (Low Density Parity Check) decoders
US7020829B2 (en) 2002-07-03 2006-03-28 Hughes Electronics Corporation Method and system for decoding low density parity check (LDPC) codes
US7577207B2 (en) * 2002-07-03 2009-08-18 Dtvg Licensing, Inc. Bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
WO2004006443A1 (en) * 2002-07-03 2004-01-15 Hughes Electronics Corporation Bit-interleaved coded modulation using low density parity check (ldpc) codes
US7266750B1 (en) * 2002-07-10 2007-09-04 Maxtor Corporation Error recovery strategies for iterative decoders
US20040019845A1 (en) * 2002-07-26 2004-01-29 Hughes Electronics Method and system for generating low density parity check codes
US7864869B2 (en) * 2002-07-26 2011-01-04 Dtvg Licensing, Inc. Satellite communication system utilizing low density parity check codes
US7395487B2 (en) 2002-08-15 2008-07-01 Broadcom Corporation Common circuitry supporting both bit node and check node processing in LDPC (Low Density Parity Check) decoder
US7409628B2 (en) * 2002-08-15 2008-08-05 Broadcom Corporation Efficient design to implement LDPC (Low Density Parity Check) decoder
BR0314652A (pt) * 2002-09-27 2005-08-02 Ibiquity Digital Corp Métodos e aparelhos para intercalar bits de um sinal digital representativo de dados e/ou áudio em um sistema de radiodifusão de áudio digital, para radiodifundir informação digital representativa de dados e/ou áudio em um sistema de radiodifusão de áudio digital, para desintercalar bits recebidos de um sinal digital representativo de dados e/ou áudio em um sistema de radiodifusão de áudio digital e para receber informação digital representativa de dados e/ou áudio em um sistema de radiodifusão de áudio digital
US7216283B2 (en) * 2003-06-13 2007-05-08 Broadcom Corporation Iterative metric updating when decoding LDPC (low density parity check) coded signals and LDPC coded modulation signals
KR100936022B1 (ko) * 2002-12-21 2010-01-11 삼성전자주식회사 에러 정정을 위한 부가정보 생성 방법 및 그 장치
US7159170B2 (en) * 2003-06-13 2007-01-02 Broadcom Corporation LDPC (low density parity check) coded modulation symbol decoding
US7334181B2 (en) 2003-09-04 2008-02-19 The Directv Group, Inc. Method and system for providing short block length low density parity check (LDPC) codes
US7376883B2 (en) * 2003-10-27 2008-05-20 The Directv Group, Inc. Method and system for providing long and short block length low density parity check (LDPC) codes
KR20050052184A (ko) * 2003-11-29 2005-06-02 삼성전자주식회사 저밀도 패리티 검사 부호화를 위한 인터리빙 방법
JP3875693B2 (ja) * 2004-03-24 2007-01-31 株式会社東芝 Ｌｐｃ符号を用いた符号化ビットのマッピング方法及び送信装置
KR100594818B1 (ko) * 2004-04-13 2006-07-03 한국전자통신연구원 순차적 복호를 이용한 저밀도 패리티 검사 부호의 복호장치 및 그 방법
KR100540663B1 (ko) * 2004-04-19 2006-01-10 삼성전자주식회사 저밀도 패리티 체크 코딩의 패리티 체크 행렬 변환 방법
KR20050118056A (ko) * 2004-05-12 2005-12-15 삼성전자주식회사 다양한 부호율을 갖는 Ｂｌｏｃｋ ＬＤＰＣ 부호를 이용한이동 통신 시스템에서의 채널부호화 복호화 방법 및 장치
WO2005112272A1 (en) * 2004-05-14 2005-11-24 University Of Alberta Method and apparatus for digit-serial communications for iterative digital processing algorithms
US7581157B2 (en) 2004-06-24 2009-08-25 Lg Electronics Inc. Method and apparatus of encoding and decoding data using low density parity check code in a wireless communication system
JP4282558B2 (ja) 2004-06-30 2009-06-24 株式会社東芝 低密度パリティチェック符号復号器及び方法
US7346832B2 (en) 2004-07-21 2008-03-18 Qualcomm Incorporated LDPC encoding methods and apparatus
US7143333B2 (en) * 2004-08-09 2006-11-28 Motorola, Inc. Method and apparatus for encoding and decoding data
WO2006020460A2 (en) * 2004-08-13 2006-02-23 The Directv Group, Inc. Code design and implementation improvements for low density parity check codes for multiple-input multiple-output channels
CN101341659B (zh) * 2004-08-13 2012-12-12 Dtvg许可公司 用于多输入多输出通道的低密度奇偶校验码的码设计与实现的改进
US7559010B2 (en) * 2004-08-18 2009-07-07 Broadcom Corporation Short length LDPC (Low Density Parity Check) code and modulation adapted for high speed Ethernet applications
FI121431B (fi) * 2004-09-13 2010-11-15 Tamfelt Pmc Oy Paperikoneessa käytettävä kudosrakenne ja menetelmä sen valmistamiseksi
US7401283B2 (en) * 2004-09-28 2008-07-15 Broadcom Corporation Amplifying magnitude metric of received signals during iterative decoding of LDPC (Low Density Parity Check) code and LDPC coded modulation
WO2006055086A1 (en) * 2004-10-01 2006-05-26 Thomson Licensing A low density parity check (ldpc) decoder
JP4551740B2 (ja) * 2004-11-08 2010-09-29 株式会社東芝 低密度パリティチェック符号復号器及び方法
CN100385796C (zh) * 2004-11-25 2008-04-30 上海交通大学 低密度校验码的信道编码方法
WO2006062351A1 (en) * 2004-12-08 2006-06-15 Electronics And Telecommunications Research Institute Ldpc encoder and decoder and ldpc encoding and decoding methods
KR100641052B1 (ko) * 2004-12-08 2006-11-02 한국전자통신연구원 Ｌｄｐｃ 부호기 및 복호기, 및 ｌｄｐｃ 부호화 방법 및복호화 방법
KR100846869B1 (ko) 2004-12-16 2008-07-16 한국전자통신연구원 저 복잡도 ｌｄｐｃ복호 장치 및 그 방법
US7756217B2 (en) * 2004-12-21 2010-07-13 Broadcom Corporation Method and system for a robust initialization symbol for digital duplexing
WO2006068435A2 (en) 2004-12-22 2006-06-29 Lg Electronics Inc. Apparatus and method for decoding using channel code
WO2006083233A1 (en) * 2005-02-03 2006-08-10 Agency For Science, Technology And Research Method for transmitting data, method for receiving data, transmitter, receiver, and computer program products
JP4177824B2 (ja) * 2005-03-16 2008-11-05 株式会社東芝 符号化方法、復号化方法および符号化システム
CA2602067A1 (en) * 2005-03-31 2006-10-12 Mitsubishi Denki Kabushiki Kaisha Error correction coding apparatus
JP4622654B2 (ja) * 2005-04-25 2011-02-02 ソニー株式会社 復号装置および復号方法
CN100414841C (zh) * 2005-05-11 2008-08-27 电子科技大学 一种ldpc编码的实现方法
JP4065283B2 (ja) * 2005-07-06 2008-03-19 松下電器産業株式会社 送信方法
KR100946884B1 (ko) * 2005-07-15 2010-03-09 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널인터리빙/디인터리빙 장치 및 그 제어 방법
US7523375B2 (en) * 2005-09-21 2009-04-21 Distribution Control Systems Set of irregular LDPC codes with random structure and low encoding complexity
US7757149B2 (en) * 2005-10-12 2010-07-13 Weizhuang Xin Broadcast message passing decoding of low density parity check codes
US7581162B2 (en) 2005-10-14 2009-08-25 Hughes Network Systems, Llc System, method and computer program product for implementing rate ¾ low density parity check code
US8122315B2 (en) * 2005-12-01 2012-02-21 Electronics And Telecommunications Research Institute LDPC decoding apparatus and method using type-classified index
US8271850B2 (en) * 2005-12-29 2012-09-18 Intel Corporation Fast low-density parity-check code encoder
KR100929080B1 (ko) * 2006-02-20 2009-11-30 삼성전자주식회사 통신 시스템에서 신호 송수신 장치 및 방법
EP1841073A1 (en) * 2006-03-29 2007-10-03 STMicroelectronics N.V. Fast convergence LDPC decoding using BCJR algorithm at the check nodes
KR100987692B1 (ko) * 2006-05-20 2010-10-13 포항공과대학교 산학협력단 통신 시스템에서 신호 송수신 장치 및 방법
US7802163B2 (en) * 2006-07-31 2010-09-21 Agere Systems Inc. Systems and methods for code based error reduction
US7801200B2 (en) * 2006-07-31 2010-09-21 Agere Systems Inc. Systems and methods for code dependency reduction
US7779331B2 (en) * 2006-07-31 2010-08-17 Agere Systems Inc. Systems and methods for tri-column code based error reduction
EP2062364A2 (en) * 2006-08-11 2009-05-27 Aclara Power-Line Systems Inc. Method of correcting message errors using cyclic redundancy checks
WO2008023790A1 (fr) * 2006-08-25 2008-02-28 Panasonic Corporation Dispositif de communication sans fil et procédé de codage à détection d'erreur
US8230299B2 (en) 2006-09-18 2012-07-24 Availink, Inc. Interleaving scheme for an LDPC coded QPSK/8PSK system
US8369448B2 (en) * 2006-09-18 2013-02-05 Availink, Inc. Bit mapping scheme for an LDPC coded 32APSK system
US20110173509A1 (en) * 2006-09-18 2011-07-14 Availink, Inc. Bit mapping scheme for an ldpc coded 16apsk system
US8028219B2 (en) * 2006-09-18 2011-09-27 Availink, Inc. Interleaving scheme for an LDPC coded 16APSK system
US8504890B2 (en) * 2006-12-17 2013-08-06 Ramot At Tel Aviv University Ltd. Scheduling for LDPC decoding
US8583981B2 (en) * 2006-12-29 2013-11-12 Marvell World Trade Ltd. Concatenated codes for holographic storage
US7971125B2 (en) * 2007-01-08 2011-06-28 Agere Systems Inc. Systems and methods for prioritizing error correction data
WO2008096550A1 (ja) * 2007-02-09 2008-08-14 Panasonic Corporation 無線通信装置およびレピティション方法
US20100122143A1 (en) * 2007-03-27 2010-05-13 Hughes Network Systems, Llc Method and system for providing low density parity check (ldpc) coding for scrambled coded multiple access (scma)
US9461765B2 (en) 2007-03-27 2016-10-04 Hughes Networks Systems, Llc Method and system for providing scrambled coded multiple access (SCMA)
US10630512B2 (en) * 2007-03-27 2020-04-21 Hughes Network Systems, Llc Optimal forward error correction for non-orthogonal multiple access (NOMA) communications systems
US8619974B2 (en) * 2007-03-27 2013-12-31 Hughes Network Systems, Llc Method and system for providing spread scrambled coded multiple access (SSCMA)
US8140946B2 (en) * 2007-03-27 2012-03-20 Hughes Network Systems, Llc Method and apparatus for generating low rate turbo codes
US8171383B2 (en) * 2007-04-13 2012-05-01 Broadcom Corporation Method and system for data-rate control by randomized bit-puncturing in communication systems
US8418023B2 (en) 2007-05-01 2013-04-09 The Texas A&M University System Low density parity check decoder for irregular LDPC codes
US7930621B2 (en) * 2007-06-01 2011-04-19 Agere Systems Inc. Systems and methods for LDPC decoding with post processing
US8196002B2 (en) * 2007-06-01 2012-06-05 Agere Systems Inc. Systems and methods for joint LDPC encoding and decoding
EP3982605A1 (en) 2007-06-05 2022-04-13 Constellation Designs, LLC Method and apparatus for signaling with capacity optimized constellations
US8265175B2 (en) 2007-06-05 2012-09-11 Constellation Designs, Inc. Methods and apparatuses for signaling with geometric constellations
CN101809872B (zh) * 2007-09-28 2013-06-05 松下电器产业株式会社 编码方法、编码器以及解码器
JP2010541375A (ja) * 2007-09-28 2010-12-24 アギア システムズ インコーポレーテッド 複雑度を低減したデータ処理のためのシステムおよび方法
JP4487213B2 (ja) * 2007-10-19 2010-06-23 ソニー株式会社 復号装置および方法、並びにプログラム
JP4487212B2 (ja) * 2007-10-19 2010-06-23 ソニー株式会社 復号装置および方法、送受信システム、受信装置および方法、並びにプログラム
KR101411777B1 (ko) 2007-11-02 2014-07-01 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서데이터 송수신 장치 및 방법
US8219878B1 (en) 2007-12-03 2012-07-10 Marvell International Ltd. Post-processing decoder of LDPC codes for improved error floors
KR100976727B1 (ko) * 2007-12-11 2010-08-19 한국전자통신연구원 디지털 변조신호의 비트 매핑 장치 및 그 방법
US8161348B2 (en) * 2008-02-05 2012-04-17 Agere Systems Inc. Systems and methods for low cost LDPC decoding
PL2091156T3 (pl) * 2008-02-18 2014-01-31 Samsung Electronics Co Ltd Urządzenie i sposób do kodowania i dekodowania kanału w systemie komunikacyjnym z wykorzystaniem kodów kontroli bitów parzystości o niskiej gęstości
US20090252146A1 (en) * 2008-04-03 2009-10-08 Microsoft Corporation Continuous network coding in wireless relay networks
CN100589359C (zh) * 2008-04-23 2010-02-10 中兴通讯股份有限公司 一种里德索罗蒙码的译码方法及装置
US8245104B2 (en) 2008-05-02 2012-08-14 Lsi Corporation Systems and methods for queue based data detection and decoding
US8018360B2 (en) * 2008-05-19 2011-09-13 Agere Systems Inc. Systems and methods for mitigating latency in a data detector feedback loop
EP2139119A1 (en) * 2008-06-25 2009-12-30 Thomson Licensing Serial concatenation of trellis coded modulation and an inner non-binary LDPC code
EP2139139A1 (en) * 2008-06-27 2009-12-30 THOMSON Licensing Method and apparatus for non binary low density parity check coding
US8660220B2 (en) * 2008-09-05 2014-02-25 Lsi Corporation Reduced frequency data processing using a matched filter set front end
US8245120B2 (en) * 2008-09-17 2012-08-14 Lsi Corporation Power reduced queue based data detection and decoding systems and methods for using such
TWI469533B (zh) * 2008-11-07 2015-01-11 Realtek Semiconductor Corp 同位檢查碼解碼器及接收系統
JP2012509549A (ja) * 2008-11-20 2012-04-19 エルエスアイ コーポレーション 雑音低減型データ検出のシステムおよび方法
US8935601B1 (en) 2008-12-03 2015-01-13 Marvell International Ltd. Post-processing methodologies in decoding LDPC codes
CN102265520B (zh) * 2008-12-26 2014-05-14 松下电器产业株式会社 编码方法、编码器以及解码器
US8225166B2 (en) * 2009-02-09 2012-07-17 Mediatek Inc. Signal processing apparatus for setting error indication information according error detection result of outer-code decoder output and related method thereof
TW201037529A (en) 2009-03-02 2010-10-16 David Reynolds Belief propagation processor
US8458114B2 (en) * 2009-03-02 2013-06-04 Analog Devices, Inc. Analog computation using numerical representations with uncertainty
US8411737B2 (en) * 2009-03-05 2013-04-02 Nokia Corporation Transmission of physical layer signaling in a broadcast system
US8504891B2 (en) * 2009-03-27 2013-08-06 University Of Connecticut Apparatus, systems and methods including nonbinary low density parity check coding for enhanced multicarrier underwater acoustic communications
US7990642B2 (en) * 2009-04-17 2011-08-02 Lsi Corporation Systems and methods for storage channel testing
WO2010126482A1 (en) 2009-04-28 2010-11-04 Lsi Corporation Systems and methods for dynamic scaling in a read data processing system
US8443267B2 (en) * 2009-04-28 2013-05-14 Lsi Corporation Systems and methods for hard decision assisted decoding
CN102460977A (zh) 2009-05-27 2012-05-16 诺沃尔赛特有限公司 具有迭代调度的ldpc码迭代解码
US8250434B2 (en) * 2009-06-18 2012-08-21 Lsi Corporation Systems and methods for codec usage control during storage pre-read
US8352841B2 (en) 2009-06-24 2013-01-08 Lsi Corporation Systems and methods for out of order Y-sample memory management
US8312343B2 (en) * 2009-07-28 2012-11-13 Lsi Corporation Systems and methods for re-using decoding parity in a detector circuit
US8458553B2 (en) 2009-07-28 2013-06-04 Lsi Corporation Systems and methods for utilizing circulant parity in a data processing system
US8321746B2 (en) 2009-07-30 2012-11-27 Lsi Corporation Systems and methods for quasi-cyclic LDPC code production and decoding
US8250431B2 (en) * 2009-07-30 2012-08-21 Lsi Corporation Systems and methods for phase dependent data detection in iterative decoding
US8266505B2 (en) 2009-08-12 2012-09-11 Lsi Corporation Systems and methods for retimed virtual data processing
US8176404B2 (en) * 2009-09-09 2012-05-08 Lsi Corporation Systems and methods for stepped data retry in a storage system
KR101644656B1 (ko) * 2009-11-02 2016-08-10 삼성전자주식회사 선형 블록 부호를 사용하는 통신 시스템에서 패리티 검사 행렬을 생성하는 방법과 이를 이용한 채널 부호화/복호화 장치 및 방법
US8688873B2 (en) 2009-12-31 2014-04-01 Lsi Corporation Systems and methods for monitoring out of order data decoding
US8578253B2 (en) 2010-01-04 2013-11-05 Lsi Corporation Systems and methods for updating detector parameters in a data processing circuit
US8683306B2 (en) * 2010-01-04 2014-03-25 Lsi Corporation Systems and methods for data detection including dynamic scaling
US8743936B2 (en) * 2010-01-05 2014-06-03 Lsi Corporation Systems and methods for determining noise components in a signal set
US8972831B2 (en) 2010-01-11 2015-03-03 Analog Devices, Inc. Belief propagation processor
JP5523120B2 (ja) * 2010-01-14 2014-06-18 三菱電機株式会社 誤り訂正符号化方法、誤り訂正復号方法、誤り訂正符号化装置、および、誤り訂正復号装置
US8782489B2 (en) 2010-02-18 2014-07-15 Hughes Network Systems, Llc Method and system for providing Low Density Parity Check (LDPC) encoding and decoding
US8402341B2 (en) * 2010-02-18 2013-03-19 Mustafa Eroz Method and system for providing low density parity check (LDPC) encoding and decoding
TWI581578B (zh) * 2010-02-26 2017-05-01 新力股份有限公司 編碼器及提供遞增冗餘之編碼方法
US8161351B2 (en) 2010-03-30 2012-04-17 Lsi Corporation Systems and methods for efficient data storage
US9343082B2 (en) * 2010-03-30 2016-05-17 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for detecting head contact
US8418019B2 (en) 2010-04-19 2013-04-09 Lsi Corporation Systems and methods for dynamic scaling in a data decoding system
US8443249B2 (en) 2010-04-26 2013-05-14 Lsi Corporation Systems and methods for low density parity check data encoding
US8527831B2 (en) 2010-04-26 2013-09-03 Lsi Corporation Systems and methods for low density parity check data decoding
US9288089B2 (en) 2010-04-30 2016-03-15 Ecole Polytechnique Federale De Lausanne (Epfl) Orthogonal differential vector signaling
US9106238B1 (en) 2010-12-30 2015-08-11 Kandou Labs, S.A. Sorting decoder
US9401828B2 (en) * 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
US8593305B1 (en) 2011-07-05 2013-11-26 Kandou Labs, S.A. Efficient processing and detection of balanced codes
US9300503B1 (en) 2010-05-20 2016-03-29 Kandou Labs, S.A. Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication
US9479369B1 (en) 2010-05-20 2016-10-25 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US9596109B2 (en) 2010-05-20 2017-03-14 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US9288082B1 (en) 2010-05-20 2016-03-15 Kandou Labs, S.A. Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences
US9450744B2 (en) 2010-05-20 2016-09-20 Kandou Lab, S.A. Control loop management and vector signaling code communications links
US9246713B2 (en) 2010-05-20 2016-01-26 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US9985634B2 (en) 2010-05-20 2018-05-29 Kandou Labs, S.A. Data-driven voltage regulator
US9564994B2 (en) 2010-05-20 2017-02-07 Kandou Labs, S.A. Fault tolerant chip-to-chip communication with advanced voltage
US9362962B2 (en) 2010-05-20 2016-06-07 Kandou Labs, S.A. Methods and systems for energy-efficient communications interface
US9251873B1 (en) 2010-05-20 2016-02-02 Kandou Labs, S.A. Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications
US9077386B1 (en) 2010-05-20 2015-07-07 Kandou Labs, S.A. Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication
US9124557B2 (en) 2010-05-20 2015-09-01 Kandou Labs, S.A. Methods and systems for chip-to-chip communication with reduced simultaneous switching noise
US8381071B1 (en) 2010-05-21 2013-02-19 Lsi Corporation Systems and methods for decoder sharing between data sets
US8381074B1 (en) 2010-05-21 2013-02-19 Lsi Corporation Systems and methods for utilizing a centralized queue based data processing circuit
US8208213B2 (en) 2010-06-02 2012-06-26 Lsi Corporation Systems and methods for hybrid algorithm gain adaptation
US9667379B2 (en) 2010-06-04 2017-05-30 Ecole Polytechnique Federale De Lausanne (Epfl) Error control coding for orthogonal differential vector signaling
US9141474B2 (en) 2010-06-10 2015-09-22 The Regents Of The University Of California Efficient two write WOM codes, coding methods and devices
US8681439B2 (en) 2010-09-13 2014-03-25 Lsi Corporation Systems and methods for handling sector gaps in inter-track interference compensation
US9219469B2 (en) 2010-09-21 2015-12-22 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for filter constraint estimation
US8295001B2 (en) 2010-09-21 2012-10-23 Lsi Corporation Systems and methods for low latency noise cancellation
US8443250B2 (en) 2010-10-11 2013-05-14 Lsi Corporation Systems and methods for error correction using irregular low density parity check codes
US8560930B2 (en) 2010-10-11 2013-10-15 Lsi Corporation Systems and methods for multi-level quasi-cyclic low density parity check codes
US8661071B2 (en) 2010-10-11 2014-02-25 Lsi Corporation Systems and methods for partially conditioned noise predictive equalization
US8385014B2 (en) 2010-10-11 2013-02-26 Lsi Corporation Systems and methods for identifying potential media failure
US8750447B2 (en) 2010-11-02 2014-06-10 Lsi Corporation Systems and methods for variable thresholding in a pattern detector
US8667039B2 (en) 2010-11-17 2014-03-04 Lsi Corporation Systems and methods for variance dependent normalization for branch metric calculation
US8566379B2 (en) 2010-11-17 2013-10-22 Lsi Corporation Systems and methods for self tuning target adaptation
US9275720B2 (en) 2010-12-30 2016-03-01 Kandou Labs, S.A. Differential vector storage for dynamic random access memory
US8810940B2 (en) 2011-02-07 2014-08-19 Lsi Corporation Systems and methods for off track error recovery
US8699167B2 (en) 2011-02-16 2014-04-15 Lsi Corporation Systems and methods for data detection using distance based tuning
US8446683B2 (en) 2011-02-22 2013-05-21 Lsi Corporation Systems and methods for data pre-coding calibration
US8854753B2 (en) 2011-03-17 2014-10-07 Lsi Corporation Systems and methods for auto scaling in a data processing system
US8693120B2 (en) 2011-03-17 2014-04-08 Lsi Corporation Systems and methods for sample averaging in data processing
US8839069B2 (en) 2011-04-08 2014-09-16 Micron Technology, Inc. Encoding and decoding techniques using low-density parity check codes
US8611033B2 (en) 2011-04-15 2013-12-17 Lsi Corporation Systems and methods for selective decoder input data processing
US8887034B2 (en) 2011-04-15 2014-11-11 Lsi Corporation Systems and methods for short media defect detection
US8670955B2 (en) 2011-04-15 2014-03-11 Lsi Corporation Systems and methods for reliability assisted noise predictive filtering
US8566665B2 (en) 2011-06-24 2013-10-22 Lsi Corporation Systems and methods for error correction using low density parity check codes using multiple layer check equations
US8499231B2 (en) 2011-06-24 2013-07-30 Lsi Corporation Systems and methods for reduced format non-binary decoding
US8560929B2 (en) 2011-06-24 2013-10-15 Lsi Corporation Systems and methods for non-binary decoding
US8862972B2 (en) 2011-06-29 2014-10-14 Lsi Corporation Low latency multi-detector noise cancellation
US8595576B2 (en) 2011-06-30 2013-11-26 Lsi Corporation Systems and methods for evaluating and debugging LDPC iterative decoders
US8650451B2 (en) 2011-06-30 2014-02-11 Lsi Corporation Stochastic stream decoding of binary LDPC codes
US8566666B2 (en) 2011-07-11 2013-10-22 Lsi Corporation Min-sum based non-binary LDPC decoder
US8879182B2 (en) 2011-07-19 2014-11-04 Lsi Corporation Storage media inter-track interference cancellation
US8830613B2 (en) 2011-07-19 2014-09-09 Lsi Corporation Storage media inter-track interference cancellation
US8819527B2 (en) 2011-07-19 2014-08-26 Lsi Corporation Systems and methods for mitigating stubborn errors in a data processing system
US8854754B2 (en) 2011-08-19 2014-10-07 Lsi Corporation Systems and methods for local iteration adjustment
US8539328B2 (en) 2011-08-19 2013-09-17 Lsi Corporation Systems and methods for noise injection driven parameter selection
JP5509165B2 (ja) * 2011-08-24 2014-06-04 株式会社東芝 誤り訂正符号化装置、誤り訂正復号装置、不揮発性半導体記憶システム及びパリティ検査行列生成方法
US9026572B2 (en) 2011-08-29 2015-05-05 Lsi Corporation Systems and methods for anti-causal noise predictive filtering in a data channel
US8656249B2 (en) 2011-09-07 2014-02-18 Lsi Corporation Multi-level LDPC layer decoder
US8756478B2 (en) 2011-09-07 2014-06-17 Lsi Corporation Multi-level LDPC layer decoder
US8681441B2 (en) 2011-09-08 2014-03-25 Lsi Corporation Systems and methods for generating predictable degradation bias
US8661324B2 (en) 2011-09-08 2014-02-25 Lsi Corporation Systems and methods for non-binary decoding biasing control
US8850276B2 (en) 2011-09-22 2014-09-30 Lsi Corporation Systems and methods for efficient data shuffling in a data processing system
US8767333B2 (en) 2011-09-22 2014-07-01 Lsi Corporation Systems and methods for pattern dependent target adaptation
US8578241B2 (en) 2011-10-10 2013-11-05 Lsi Corporation Systems and methods for parity sharing data processing
US8689062B2 (en) 2011-10-03 2014-04-01 Lsi Corporation Systems and methods for parameter selection using reliability information
US8479086B2 (en) 2011-10-03 2013-07-02 Lsi Corporation Systems and methods for efficient parameter modification
US8862960B2 (en) 2011-10-10 2014-10-14 Lsi Corporation Systems and methods for parity shared data encoding
US8996597B2 (en) 2011-10-12 2015-03-31 Lsi Corporation Nyquist constrained digital finite impulse response filter
US8707144B2 (en) 2011-10-17 2014-04-22 Lsi Corporation LDPC decoder with targeted symbol flipping
US8788921B2 (en) 2011-10-27 2014-07-22 Lsi Corporation Detector with soft pruning
US8527858B2 (en) 2011-10-28 2013-09-03 Lsi Corporation Systems and methods for selective decode algorithm modification
US8604960B2 (en) 2011-10-28 2013-12-10 Lsi Corporation Oversampled data processing circuit with multiple detectors
US8443271B1 (en) 2011-10-28 2013-05-14 Lsi Corporation Systems and methods for dual process data decoding
US8683309B2 (en) 2011-10-28 2014-03-25 Lsi Corporation Systems and methods for ambiguity based decode algorithm modification
US8760991B2 (en) 2011-11-14 2014-06-24 Lsi Corporation Systems and methods for post processing gain correction
US8700981B2 (en) 2011-11-14 2014-04-15 Lsi Corporation Low latency enumeration endec
US8531320B2 (en) 2011-11-14 2013-09-10 Lsi Corporation Systems and methods for memory efficient data decoding
US8751913B2 (en) 2011-11-14 2014-06-10 Lsi Corporation Systems and methods for reduced power multi-layer data decoding
US8719686B2 (en) 2011-11-22 2014-05-06 Lsi Corporation Probability-based multi-level LDPC decoder
US8631300B2 (en) 2011-12-12 2014-01-14 Lsi Corporation Systems and methods for scalable data processing shut down
US8674758B2 (en) * 2011-12-15 2014-03-18 Hughes Network Systems, Llc Method and apparatus for improved high order modulation
US8625221B2 (en) 2011-12-15 2014-01-07 Lsi Corporation Detector pruning control system
US8707123B2 (en) 2011-12-30 2014-04-22 Lsi Corporation Variable barrel shifter
US8819515B2 (en) 2011-12-30 2014-08-26 Lsi Corporation Mixed domain FFT-based non-binary LDPC decoder
US8751889B2 (en) 2012-01-31 2014-06-10 Lsi Corporation Systems and methods for multi-pass alternate decoding
US8850295B2 (en) 2012-02-01 2014-09-30 Lsi Corporation Symbol flipping data processor
US8775896B2 (en) 2012-02-09 2014-07-08 Lsi Corporation Non-binary LDPC decoder with low latency scheduling
US8749907B2 (en) 2012-02-14 2014-06-10 Lsi Corporation Systems and methods for adaptive decoder message scaling
US8782486B2 (en) 2012-03-05 2014-07-15 Lsi Corporation Systems and methods for multi-matrix data processing
US8610608B2 (en) 2012-03-08 2013-12-17 Lsi Corporation Systems and methods for reduced latency loop correction
US8731115B2 (en) 2012-03-08 2014-05-20 Lsi Corporation Systems and methods for data processing including pre-equalizer noise suppression
US8873182B2 (en) 2012-03-09 2014-10-28 Lsi Corporation Multi-path data processing system
US8977937B2 (en) 2012-03-16 2015-03-10 Lsi Corporation Systems and methods for compression driven variable rate decoding in a data processing system
US9043684B2 (en) 2012-03-22 2015-05-26 Lsi Corporation Systems and methods for variable redundancy data protection
US9230596B2 (en) 2012-03-22 2016-01-05 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for variable rate coding in a data processing system
US8670481B2 (en) * 2012-04-12 2014-03-11 Casa Systems, Inc. System and method for dynamic profile management in cable modem systems
US9268683B1 (en) 2012-05-14 2016-02-23 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
US8612826B2 (en) 2012-05-17 2013-12-17 Lsi Corporation Systems and methods for non-binary LDPC encoding
US10318158B2 (en) 2012-05-17 2019-06-11 Brilliant Points, Inc. System and method for digital signaling and digital storage
WO2014100235A1 (en) * 2012-12-18 2014-06-26 Brilliant Points, Inc. System and method for digital signaling and digital storage
US8880986B2 (en) 2012-05-30 2014-11-04 Lsi Corporation Systems and methods for improved data detection processing
GB2499270B (en) * 2012-06-07 2014-07-09 Imagination Tech Ltd Efficient demapping of constellations
US8751915B2 (en) 2012-08-28 2014-06-10 Lsi Corporation Systems and methods for selectable positive feedback data processing
US8972834B2 (en) 2012-08-28 2015-03-03 Hughes Network Systems, Llc System and method for communicating with low density parity check codes
US9324372B2 (en) 2012-08-28 2016-04-26 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for local iteration randomization in a data decoder
US8930780B2 (en) 2012-08-28 2015-01-06 Lsi Corporation Systems and methods for non-zero syndrome based processing
US9019647B2 (en) 2012-08-28 2015-04-28 Lsi Corporation Systems and methods for conditional positive feedback data decoding
US9264182B2 (en) 2012-09-13 2016-02-16 Novelsat Ltd. Iterative receiver loop
US8949702B2 (en) 2012-09-14 2015-02-03 Lsi Corporation Systems and methods for detector side trapping set mitigation
US8634152B1 (en) 2012-10-15 2014-01-21 Lsi Corporation Systems and methods for throughput enhanced data detection in a data processing circuit
US9112531B2 (en) 2012-10-15 2015-08-18 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for enhanced local iteration randomization in a data decoder
US9048870B2 (en) 2012-11-19 2015-06-02 Lsi Corporation Low density parity check decoder with flexible saturation
US9130589B2 (en) 2012-12-19 2015-09-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Low density parity check decoder with dynamic scaling
US8929009B2 (en) 2012-12-19 2015-01-06 Lsi Corporation Irregular low density parity check decoder with low syndrome error handling
US8773791B1 (en) 2013-01-14 2014-07-08 Lsi Corporation Systems and methods for X-sample based noise cancellation
US9003263B2 (en) 2013-01-15 2015-04-07 Lsi Corporation Encoder and decoder generation by state-splitting of directed graph
US9009557B2 (en) 2013-01-21 2015-04-14 Lsi Corporation Systems and methods for reusing a layered decoder to yield a non-layered result
CN103970619B (zh) * 2013-02-06 2017-09-29 东芝存储器株式会社 控制器
US9246634B2 (en) 2013-02-10 2016-01-26 Hughes Network Systems, Llc Apparatus and method for improved modulation and coding schemes for broadband satellite communications systems
US9294131B2 (en) 2013-02-10 2016-03-22 Hughes Network Systems, Llc Apparatus and method for improved modulation and coding schemes for broadband satellite communications systems
US8887024B2 (en) 2013-02-10 2014-11-11 Hughes Network Systems, Llc Apparatus and method for improved modulation and coding schemes for broadband satellite communications systems
WO2014124450A1 (en) 2013-02-11 2014-08-14 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communications interface
US8885276B2 (en) 2013-02-14 2014-11-11 Lsi Corporation Systems and methods for shared layer data decoding
US8930792B2 (en) 2013-02-14 2015-01-06 Lsi Corporation Systems and methods for distributed low density parity check decoding
US9214959B2 (en) 2013-02-19 2015-12-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for skip layer data decoding
US9048873B2 (en) 2013-03-13 2015-06-02 Lsi Corporation Systems and methods for multi-stage encoding of concatenated low density parity check codes
US8797668B1 (en) 2013-03-13 2014-08-05 Lsi Corporation Systems and methods for penalty based multi-variant encoding
US9203431B2 (en) 2013-03-15 2015-12-01 Hughes Networks Systems, Llc Low density parity check (LDPC) encoding and decoding for small terminal applications
US9048874B2 (en) 2013-03-15 2015-06-02 Lsi Corporation Min-sum based hybrid non-binary low density parity check decoder
US9281843B2 (en) 2013-03-22 2016-03-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for reduced constraint code data processing
CN105379170B (zh) 2013-04-16 2019-06-21 康杜实验室公司 高带宽通信接口方法和***
BR112015027153B1 (pt) * 2013-05-02 2021-12-14 Sony Corp Dispositivo e método de processamento de dados
US9048867B2 (en) 2013-05-21 2015-06-02 Lsi Corporation Shift register-based layered low density parity check decoder
US9274889B2 (en) 2013-05-29 2016-03-01 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for data processing using global iteration result reuse
US8959414B2 (en) 2013-06-13 2015-02-17 Lsi Corporation Systems and methods for hybrid layer data decoding
KR102104937B1 (ko) * 2013-06-14 2020-04-27 삼성전자주식회사 Ldpc 부호의 부호화 장치, 그의 부호화 방법, 복호화 장치 및 그의 복호화 방법
WO2014210074A1 (en) 2013-06-25 2014-12-31 Kandou Labs SA Vector signaling with reduced receiver complexity
KR102002559B1 (ko) * 2013-07-05 2019-07-22 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
KR20150005853A (ko) 2013-07-05 2015-01-15 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
CN103581097B (zh) * 2013-07-15 2016-12-28 上海数字电视国家工程研究中心有限公司 数字信号发射***
US8917466B1 (en) 2013-07-17 2014-12-23 Lsi Corporation Systems and methods for governing in-flight data sets in a data processing system
US8817404B1 (en) 2013-07-18 2014-08-26 Lsi Corporation Systems and methods for data processing control
WO2015016663A1 (en) 2013-08-01 2015-02-05 Lg Electronics Inc. Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals
EP3028451B1 (en) * 2013-08-01 2018-06-13 LG Electronics Inc. Apparatus for transmitting / receiving broadcast signals
US9930383B2 (en) 2013-08-01 2018-03-27 Lg Electronics Inc. Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals
CN105453550B (zh) 2013-08-01 2019-03-22 Lg 电子株式会社 发送广播信号的设备、接收广播信号的设备、发送广播信号的方法以及接收广播信号的方法
CN105637859B (zh) 2013-08-01 2019-04-19 Lg 电子株式会社 发送广播信号的设备、接收广播信号的设备、发送广播信号的方法以及接收广播信号的方法
US9196299B2 (en) 2013-08-23 2015-11-24 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for enhanced data encoding and decoding
US8908307B1 (en) 2013-08-23 2014-12-09 Lsi Corporation Systems and methods for hard disk drive region based data encoding
US9129651B2 (en) 2013-08-30 2015-09-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Array-reader based magnetic recording systems with quadrature amplitude modulation
US9047882B2 (en) 2013-08-30 2015-06-02 Lsi Corporation Systems and methods for multi-level encoding and decoding
US20160197703A1 (en) * 2013-09-10 2016-07-07 Electronics And Telecommunications Research Institute Ldpc-rs two-dimensional code for ground wave cloud broadcasting
US9400797B2 (en) 2013-09-17 2016-07-26 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for recovered data stitching
KR102264832B1 (ko) * 2013-09-26 2021-06-14 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
CN104518801A (zh) 2013-09-29 2015-04-15 Lsi公司 非二进制的分层低密度奇偶校验解码器
US9479285B2 (en) * 2013-10-14 2016-10-25 Nec Corporation Non-binary LDPC coded mode-multiplexed four-dimensional signaling based on orthogonal frequency division multiplexing
US9219503B2 (en) 2013-10-16 2015-12-22 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for multi-algorithm concatenation encoding and decoding
US9323606B2 (en) 2013-11-21 2016-04-26 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for FAID follower decoding
US9106465B2 (en) 2013-11-22 2015-08-11 Kandou Labs, S.A. Multiwire linear equalizer for vector signaling code receiver
US9130599B2 (en) 2013-12-24 2015-09-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods of converting detector output to multi-level soft information
TWI528732B (zh) 2013-12-30 2016-04-01 衡宇科技股份有限公司 具有ｌｄｐｃ碼及ｂｃｈ碼之解碼器及其解碼方法
US9577678B2 (en) 2014-01-29 2017-02-21 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same
US9806761B1 (en) 2014-01-31 2017-10-31 Kandou Labs, S.A. Methods and systems for reduction of nearest-neighbor crosstalk
US9369312B1 (en) 2014-02-02 2016-06-14 Kandou Labs, S.A. Low EMI signaling for parallel conductor interfaces
US9100232B1 (en) 2014-02-02 2015-08-04 Kandou Labs, S.A. Method for code evaluation using ISI ratio
RU2014104571A (ru) 2014-02-10 2015-08-20 ЭлЭсАй Корпорейшн Системы и способы для эффективного с точки зрения площади кодирования данных
US9602137B2 (en) 2014-02-19 2017-03-21 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
JP2015156530A (ja) * 2014-02-19 2015-08-27 ソニー株式会社 データ処理装置、及び、データ処理方法
KR101776275B1 (ko) 2014-02-19 2017-09-07 삼성전자주식회사 송신 장치 및 그의 인터리빙 방법
US9602135B2 (en) 2014-02-20 2017-03-21 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same
US9602131B2 (en) 2014-02-20 2017-03-21 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 3/15 and 16-symbol mapping, and bit interleaving method using same
US9363114B2 (en) 2014-02-28 2016-06-07 Kandou Labs, S.A. Clock-embedded vector signaling codes
US9602136B2 (en) 2014-03-06 2017-03-21 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same
KR102287624B1 (ko) 2014-03-20 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US10419023B2 (en) 2014-03-20 2019-09-17 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 3/15 and 1024-symbol mapping, and bit interleaving method using same
KR102212163B1 (ko) * 2014-03-27 2021-02-04 삼성전자주식회사 비이진 ldpc 부호를 이용한 이동 통신 시스템에서 복호 장치 및 방법
US10432228B2 (en) 2014-03-27 2019-10-01 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 4096-symbol mapping, and bit interleaving method using same
US9378765B2 (en) 2014-04-03 2016-06-28 Seagate Technology Llc Systems and methods for differential message scaling in a decoding process
US9509437B2 (en) 2014-05-13 2016-11-29 Kandou Labs, S.A. Vector signaling code with improved noise margin
US9148087B1 (en) 2014-05-16 2015-09-29 Kandou Labs, S.A. Symmetric is linear equalization circuit with increased gain
US10326471B2 (en) 2014-05-22 2019-06-18 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and quadrature phase shift keying, and bit interleaving method using same
KR102260767B1 (ko) 2014-05-22 2021-06-07 한국전자통신연구원 길이가 16200이며, 부호율이 3/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US9600367B2 (en) 2014-05-22 2017-03-21 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 4/15 and 16-symbol mapping, and bit interleaving method using same
US10361720B2 (en) * 2014-05-22 2019-07-23 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
CA2989608C (en) 2014-05-22 2021-03-09 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 10/15 and 256-symbol mapping, and bit interleaving method using same
KR102260775B1 (ko) 2014-05-22 2021-06-07 한국전자통신연구원 길이가 16200이며, 부호율이 10/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US9852806B2 (en) 2014-06-20 2017-12-26 Kandou Labs, S.A. System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding
US9112550B1 (en) 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
KR102178262B1 (ko) 2014-07-08 2020-11-12 삼성전자주식회사 패리티 검사 행렬 생성 방법, 그를 이용한 부호화 장치, 부호화 방법, 복호화 장치 및 복호화 방법
EP3138253A4 (en) 2014-07-10 2018-01-10 Kandou Labs S.A. Vector signaling codes with increased signal to noise characteristics
US9432082B2 (en) 2014-07-17 2016-08-30 Kandou Labs, S.A. Bus reversable orthogonal differential vector signaling codes
KR102243423B1 (ko) 2014-07-21 2021-04-22 칸도우 랩스 에스에이 다분기 데이터 전송
EP3175592B1 (en) 2014-08-01 2021-12-29 Kandou Labs S.A. Orthogonal differential vector signaling codes with embedded clock
US9490846B2 (en) * 2014-08-14 2016-11-08 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 16200 and code rate of 3/15, and low density parity check encoding method using the same
US9674014B2 (en) 2014-10-22 2017-06-06 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
KR102240748B1 (ko) 2015-01-20 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 qpsk를 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240750B1 (ko) 2015-01-20 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 qpsk를 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240745B1 (ko) 2015-01-20 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 qpsk를 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102254102B1 (ko) * 2015-01-23 2021-05-20 삼성전자주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
KR102240728B1 (ko) * 2015-01-27 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240744B1 (ko) 2015-01-27 2021-04-16 한국전자통신연구원 길이가 16200이며, 부호율이 2/15인 ldpc 부호어 및 16-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240741B1 (ko) 2015-01-27 2021-04-16 한국전자통신연구원 길이가 16200이며, 부호율이 2/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240740B1 (ko) 2015-01-27 2021-04-16 한국전자통신연구원 길이가 16200이며, 부호율이 2/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240736B1 (ko) 2015-01-27 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287619B1 (ko) 2015-02-12 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287614B1 (ko) 2015-02-12 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 16-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287623B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287627B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287625B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287620B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287616B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287629B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287621B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287637B1 (ko) 2015-02-17 2021-08-10 한국전자통신연구원 길이가 16200이며, 부호율이 4/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287639B1 (ko) 2015-02-17 2021-08-10 한국전자통신연구원 길이가 16200이며, 부호율이 4/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287630B1 (ko) * 2015-02-17 2021-08-10 한국전자통신연구원 길이가 16200이며, 부호율이 3/15인 ldpc 부호어 및 16-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287635B1 (ko) 2015-02-17 2021-08-10 한국전자통신연구원 길이가 16200이며, 부호율이 3/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US10340953B2 (en) 2015-05-19 2019-07-02 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding low density parity check codes
EP3314835B1 (en) 2015-06-26 2020-04-08 Kandou Labs S.A. High speed communications system
CN106330200B (zh) * 2015-07-09 2019-09-10 华邦电子股份有限公司 执行于通量图形处理器的低密度奇偶校验解码方法
US9557760B1 (en) 2015-10-28 2017-01-31 Kandou Labs, S.A. Enhanced phase interpolation circuit
US10055372B2 (en) 2015-11-25 2018-08-21 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
WO2017132292A1 (en) 2016-01-25 2017-08-03 Kandou Labs, S.A. Voltage sampler driver with enhanced high-frequency gain
US20170288698A1 (en) * 2016-03-29 2017-10-05 Silicon Motion Inc. Power saving for bit flipping decoding algorithm in ldpc decoder
CN115085727A (zh) 2016-04-22 2022-09-20 康杜实验室公司 高性能锁相环
US10003454B2 (en) 2016-04-22 2018-06-19 Kandou Labs, S.A. Sampler with low input kickback
US10333741B2 (en) 2016-04-28 2019-06-25 Kandou Labs, S.A. Vector signaling codes for densely-routed wire groups
US10153591B2 (en) 2016-04-28 2018-12-11 Kandou Labs, S.A. Skew-resistant multi-wire channel
WO2017190102A1 (en) 2016-04-28 2017-11-02 Kandou Labs, S.A. Low power multilevel driver
KR102589918B1 (ko) * 2016-07-19 2023-10-18 삼성전자주식회사 저밀도 패리티 체크 디코더 및 그것을 포함하는 저장 장치
US9906358B1 (en) 2016-08-31 2018-02-27 Kandou Labs, S.A. Lock detector for phase lock loop
EP3291449B1 (en) * 2016-09-02 2023-05-24 Universite De Bretagne Sud Methods and devices for generating optimized coded modulations
US10411922B2 (en) 2016-09-16 2019-09-10 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US10200188B2 (en) 2016-10-21 2019-02-05 Kandou Labs, S.A. Quadrature and duty cycle error correction in matrix phase lock loop
US10372665B2 (en) 2016-10-24 2019-08-06 Kandou Labs, S.A. Multiphase data receiver with distributed DFE
US10200218B2 (en) 2016-10-24 2019-02-05 Kandou Labs, S.A. Multi-stage sampler with increased gain
US10263640B2 (en) 2017-04-04 2019-04-16 Seagate Technology Llc Low density parity check (LDPC) decoder with pre-saturation compensation
US10666297B2 (en) 2017-04-14 2020-05-26 Kandou Labs, S.A. Pipelined forward error correction for vector signaling code channel
CN108809328B (zh) 2017-05-05 2024-05-17 华为技术有限公司 信息处理的方法、通信装置
EP4187794A1 (en) 2017-06-15 2023-05-31 Huawei Technologies Co., Ltd. Qc-ldpc codes for 3gpp 5g mobile radio
CN109150196B (zh) 2017-06-27 2024-06-18 华为技术有限公司 信息处理的方法、装置和通信设备
CN109327225B9 (zh) 2017-06-27 2021-12-10 华为技术有限公司 信息处理的方法、装置和通信设备
US10116468B1 (en) 2017-06-28 2018-10-30 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US10171110B1 (en) 2017-07-03 2019-01-01 Seagate Technology Llc Sequential power transitioning of multiple data decoders
US10686583B2 (en) 2017-07-04 2020-06-16 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US10693587B2 (en) 2017-07-10 2020-06-23 Kandou Labs, S.A. Multi-wire permuted forward error correction
US10203226B1 (en) 2017-08-11 2019-02-12 Kandou Labs, S.A. Phase interpolation circuit
US10574274B2 (en) * 2017-09-29 2020-02-25 Nyquist Semiconductor Limited Systems and methods for decoding error correcting codes
US10326623B1 (en) 2017-12-08 2019-06-18 Kandou Labs, S.A. Methods and systems for providing multi-stage distributed decision feedback equalization
KR102498475B1 (ko) 2017-12-28 2023-02-09 칸도우 랩스 에스에이 동기식으로 스위칭된 다중 입력 복조 비교기
US10554380B2 (en) 2018-01-26 2020-02-04 Kandou Labs, S.A. Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation
US10680764B2 (en) * 2018-02-09 2020-06-09 Qualcomm Incorporated Low-density parity check (LDPC) parity bit storage for redundancy versions
US10691772B2 (en) * 2018-04-20 2020-06-23 Advanced Micro Devices, Inc. High-performance sparse triangular solve on graphics processing units
CN108900463B (zh) * 2018-08-27 2021-02-19 南京邮电大学 基于apsk星座映射的编码调制***
US10892777B2 (en) 2019-02-06 2021-01-12 Seagate Technology Llc Fast error recovery with error correction code (ECC) syndrome weight assist
CN110035026B (zh) * 2019-04-10 2022-06-10 中国电子科技集团公司第十三研究所 微波qpsk调制电路及电子设备
US11223372B2 (en) 2019-11-27 2022-01-11 Hughes Network Systems, Llc Communication throughput despite periodic blockages
CN112367088B (zh) * 2020-10-27 2023-03-21 上海宇航***工程研究所 一种基于索引矩阵的编码方法及装置
US11356197B1 (en) 2021-03-19 2022-06-07 Kandou Labs SA Error-tolerant forward error correction ordered set message decoder
US11838127B2 (en) 2022-03-11 2023-12-05 Hughes Network Systems, Llc Adaptive satellite communications
CN115037415B (zh) * 2022-05-31 2024-02-09 江苏屹信航天科技有限公司 基于crc的纠错编码的方法、装置、终端

Family Cites Families (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5099484A (en) 1989-06-09 1992-03-24 Digital Equipment Corporation Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection
US5559990A (en) 1992-02-14 1996-09-24 Advanced Micro Devices, Inc. Memories with burst mode access
JP3005396B2 (ja) 1993-08-05 2000-01-31 日本電気株式会社 ビットインタリーブ伝送方式
WO1995023384A2 (en) * 1994-02-16 1995-08-31 Philips Electronics N.V. Error correctable data transmission method and device based on semi-cyclic codes
US6216200B1 (en) * 1994-10-14 2001-04-10 Mips Technologies, Inc. Address queue
MY123040A (en) 1994-12-19 2006-05-31 Salbu Res And Dev Proprietary Ltd Multi-hop packet radio networks
FR2756996A1 (fr) * 1996-12-10 1998-06-12 Philips Electronics Nv Systeme et procede de transmission numerique comportant un code produit combine a une modulation multidimensionnelle
CA2263280C (en) 1998-03-04 2008-10-07 International Mobile Satellite Organization Method and apparatus for mobile satellite communication
CA2273608C (en) 1998-06-01 2007-08-07 Stewart N. Crozier Reduced-complexity max-log app decoders and related turbo decoders
WO2000011845A1 (en) 1998-08-21 2000-03-02 Massachusetts Institute Of Technology Power-efficient communication protocol
US7068729B2 (en) 2001-12-21 2006-06-27 Digital Fountain, Inc. Multi-stage code generator and decoder for communication systems
US6347124B1 (en) * 1998-10-29 2002-02-12 Hughes Electronics Corporation System and method of soft decision decoding
EP0998087A1 (en) 1998-10-30 2000-05-03 Lucent Technologies Inc. Multilevel transmission system and method with adaptive mapping
US6075408A (en) 1998-12-30 2000-06-13 International Business Machines Corp. OQPSK phase and timing detection
DE19902520B4 (de) 1999-01-22 2005-10-06 Siemens Ag Hybrid-Leistungs-MOSFET
FR2799592B1 (fr) * 1999-10-12 2003-09-26 Thomson Csf Procede de construction et de codage simple et systematique de codes ldpc
DE60040805D1 (de) * 1999-12-20 2008-12-24 Research In Motion Ltd Hybrid-wiederholungsaufforderungsystem und -verfahren
US7184486B1 (en) 2000-04-27 2007-02-27 Marvell International Ltd. LDPC encoder and decoder and method thereof
US20020051501A1 (en) 2000-04-28 2002-05-02 Victor Demjanenko Use of turbo-like codes for QAM modulation using independent I and Q decoding techniques and applications to xDSL systems
AU2001259481B2 (en) 2000-05-03 2004-05-20 University Of Southern California Reduced-latency soft-in/soft-out module
US7116710B1 (en) 2000-05-18 2006-10-03 California Institute Of Technology Serial concatenation of interleaved convolutional codes forming turbo-like codes
CA2348700C (en) 2000-05-26 2008-03-11 Andrew W. Hunt High-performance error-correcting codes with skew mapping
US6539367B1 (en) 2000-05-26 2003-03-25 Agere Systems Inc. Methods and apparatus for decoding of general codes on probability dependency graphs
US20020002695A1 (en) 2000-06-02 2002-01-03 Frank Kschischang Method and system for decoding
KR20030036227A (ko) 2000-06-16 2003-05-09 어웨어, 인크. Ｌｄｐｃ 코드형 변조를 위한 시스템 및 방법
US7096412B2 (en) 2000-06-19 2006-08-22 Trellisware Technologies, Inc. Method for iterative and non-iterative data detection using reduced-state soft-input/soft-output algorithms for complexity reduction
US6965652B1 (en) * 2000-06-28 2005-11-15 Marvell International Ltd. Address generator for LDPC encoder and decoder and method thereof
US7072417B1 (en) * 2000-06-28 2006-07-04 Marvell International Ltd. LDPC encoder and method thereof
US7000177B1 (en) 2000-06-28 2006-02-14 Marvell International Ltd. Parity check matrix and method of forming thereof
WO2002009300A2 (en) 2000-07-21 2002-01-31 Catena Networks, Inc. Method and system for turbo encoding in adsl
WO2002021702A1 (en) 2000-09-05 2002-03-14 Broadcom Corporation Quasi error free (qef) communication using turbo codes
US7242726B2 (en) 2000-09-12 2007-07-10 Broadcom Corporation Parallel concatenated code with soft-in soft-out interactive turbo decoder
US7107511B2 (en) * 2002-08-15 2006-09-12 Broadcom Corporation Low density parity check (LDPC) code decoder using min*, min**, max* or max** and their respective inverses
JP3833457B2 (ja) 2000-09-18 2006-10-11 シャープ株式会社 衛星放送受信システム
JP4389373B2 (ja) 2000-10-11 2009-12-24 ソニー株式会社 ２元巡回符号を反復型復号するための復号器
US6518892B2 (en) 2000-11-06 2003-02-11 Broadcom Corporation Stopping criteria for iterative decoding
KR100380161B1 (ko) * 2000-12-29 2003-04-11 주식회사 하이닉스반도체 고속 동작용 어드레스 카운터 및 그 카운팅 방법
US20040196861A1 (en) * 2001-01-12 2004-10-07 Joseph Rinchiuso Packet data transmission within a broad-band communication system
US6985536B2 (en) 2001-01-12 2006-01-10 International Business Machines Corporation Block coding for multilevel data communication
EP1356652B1 (en) 2001-01-16 2006-06-28 Koninklijke Philips Electronics N.V. Bit interleaved coded modulation (BICM) mapping
US7003045B2 (en) * 2001-01-31 2006-02-21 Motorola, Inc. Method and apparatus for error correction
US20020150167A1 (en) 2001-02-17 2002-10-17 Victor Demjanenko Methods and apparatus for configurable or assymetric forward error correction
US6901119B2 (en) 2001-02-22 2005-05-31 International Business Machines Corporation Method and apparatus for implementing soft-input/soft-output iterative detectors/decoders
WO2002091592A1 (en) 2001-05-09 2002-11-14 Comtech Telecommunications Corp. Low density parity check codes and low density turbo product codes
US6857097B2 (en) 2001-05-16 2005-02-15 Mitsubishi Electric Research Laboratories, Inc. Evaluating and optimizing error-correcting codes using a renormalization group transformation
US6567465B2 (en) 2001-05-21 2003-05-20 Pc Tel Inc. DSL modem utilizing low density parity check codes
AU2002248558A1 (en) 2001-06-06 2002-12-16 Seagate Technology Llc A method and coding apparatus using low density parity check codes for data storage or data transmission
US7673223B2 (en) * 2001-06-15 2010-03-02 Qualcomm Incorporated Node processors for use in parity check decoders
US6633856B2 (en) * 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
US6938196B2 (en) * 2001-06-15 2005-08-30 Flarion Technologies, Inc. Node processors for use in parity check decoders
US6789227B2 (en) 2001-07-05 2004-09-07 International Business Machines Corporation System and method for generating low density parity check codes using bit-filling
US6895547B2 (en) 2001-07-11 2005-05-17 International Business Machines Corporation Method and apparatus for low density parity check encoding of data
US6928602B2 (en) 2001-07-18 2005-08-09 Sony Corporation Encoding method and encoder
US7000167B2 (en) 2001-08-01 2006-02-14 International Business Machines Corporation Decoding low density parity check codes
US6895546B2 (en) 2001-08-16 2005-05-17 Broad-Light Ltd. System and method for encoding and decoding data utilizing modified reed-solomon codes
US7246304B2 (en) 2001-09-01 2007-07-17 Dsp Group Inc Decoding architecture for low density parity check codes
US6842872B2 (en) 2001-10-01 2005-01-11 Mitsubishi Electric Research Laboratories, Inc. Evaluating and optimizing error-correcting codes using projective analysis
US6948109B2 (en) 2001-10-24 2005-09-20 Vitesse Semiconductor Corporation Low-density parity check forward error correction
US7023936B2 (en) 2001-10-29 2006-04-04 Intel Corporation Method and apparatus for decoding lattice codes and multilevel coset codes
US7028230B2 (en) * 2001-11-05 2006-04-11 Nokia Corporation Partially filling block interleaver for a communication system
AU2002312175A1 (en) 2002-01-29 2003-09-02 Seagate Technology Llc A method and decoding apparatus using linear code with parity check matrices composed from circulants
US20030152158A1 (en) 2002-02-11 2003-08-14 Vocal Technologies, Ltd. Method of asymmetrical forward error correction in a communication system. application to wireless local area networks (WLAN) using turbo codes and low density parity check codes
US7274735B2 (en) 2002-02-28 2007-09-25 Texas Instruments Incorporated Constellation selection in a communication system
FR2837044A1 (fr) * 2002-03-11 2003-09-12 St Microelectronics Sa Procede de modulation et de determination du nombre de bits a transmettre sur un canal de transmission
JP4042841B2 (ja) 2002-03-29 2008-02-06 富士通株式会社 行列演算処理装置
FR2838581B1 (fr) 2002-04-16 2005-07-08 Universit De Bretagne Sud Procede de codage et/ou de decodage de codes correcteurs d'erreurs, dispositifs et signal correspondants
US6847678B2 (en) * 2002-04-25 2005-01-25 Raytheon Company Adaptive air interface waveform
US7177658B2 (en) * 2002-05-06 2007-02-13 Qualcomm, Incorporated Multi-media broadcast and multicast service (MBMS) in a wireless communications system
US7123663B2 (en) * 2002-06-04 2006-10-17 Agence Spatiale Europeenne Coded digital modulation method for communication system
WO2004006443A1 (en) * 2002-07-03 2004-01-15 Hughes Electronics Corporation Bit-interleaved coded modulation using low density parity check (ldpc) codes
US7864869B2 (en) * 2002-07-26 2011-01-04 Dtvg Licensing, Inc. Satellite communication system utilizing low density parity check codes
US7178080B2 (en) 2002-08-15 2007-02-13 Texas Instruments Incorporated Hardware-efficient low density parity check code for digital communications
AU2002364182A1 (en) 2002-08-20 2004-03-11 Flarion Technologies, Inc. Methods and apparatus for encoding ldpc codes
US7630456B2 (en) * 2002-09-09 2009-12-08 Lsi Corporation Method and/or apparatus to efficiently transmit broadband service content using low density parity code based coded modulation
US7222289B2 (en) 2002-09-30 2007-05-22 Certance Llc Channel processor using reduced complexity LDPC decoder
AU2003257184A1 (en) 2002-09-30 2004-04-23 Seagate Technology Llc Iterative equalization and iterative decoding of a reed-muller coded signal
US7702986B2 (en) 2002-11-18 2010-04-20 Qualcomm Incorporated Rate-compatible LDPC codes
KR100996029B1 (ko) * 2003-04-29 2010-11-22 삼성전자주식회사 저밀도 패리티 검사 코드의 부호화 장치 및 방법
US7296208B2 (en) * 2003-07-03 2007-11-13 The Directv Group, Inc. Method and system for generating parallel decodable low density parity check (LDPC) codes
KR20050046471A (ko) * 2003-11-14 2005-05-18 삼성전자주식회사 저밀도 패러티 검사 부호를 병렬 연접하는 채널부호화/복호화 장치 및 방법
US7395495B2 (en) * 2004-01-12 2008-07-01 Intel Corporation Method and apparatus for decoding forward error correction codes
KR100981503B1 (ko) * 2004-02-13 2010-09-10 삼성전자주식회사 최대 오류 정정/오류 검출 능력을 가지는 저밀도 패리티검사 부호 부호화/복호화 장치 및 방법
US7165205B2 (en) * 2004-05-14 2007-01-16 Motorola, Inc. Method and apparatus for encoding and decoding data
US20050265387A1 (en) * 2004-06-01 2005-12-01 Khojastepour Mohammad A General code design for the relay channel and factor graph decoding
KR100640399B1 (ko) * 2004-10-27 2006-10-30 삼성전자주식회사 저밀도 패리티 검사 채널 부호의 천공 방법
US7620880B2 (en) * 2005-12-20 2009-11-17 Samsung Electronics Co., Ltd. LDPC concatenation rules for IEEE 802.11n system with packets length specified in OFDM symbols

Cited By (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101150550B (zh) * 2006-09-18 2012-02-01 国家广播电影电视总局广播科学研究院 交织低密度奇偶校验编码比特的方法、发射器和接收器
CN102214360A (zh) * 2010-04-06 2011-10-12 腾讯科技（深圳）有限公司 一种位图构建方法及装置、求交的方法及装置
CN102214360B (zh) * 2010-04-06 2013-07-17 腾讯科技（深圳）有限公司 一种位图构建方法及装置、求交的方法及装置
CN103609025A (zh) * 2011-04-28 2014-02-26 索尼公司 数据处理装置和数据处理方法
CN110086736B (zh) * 2013-04-12 2022-09-23 太阳专利托管公司 发送装置、发送方法、接收装置、接收方法
CN110086736A (zh) * 2013-04-12 2019-08-02 太阳专利托管公司 发送装置、发送方法、接收装置、接收方法
US11575394B2 (en) 2014-02-19 2023-02-07 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US10425110B2 (en) 2014-02-19 2019-09-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN106471782A (zh) * 2014-02-19 2017-03-01 三星电子株式会社 发送设备及其交织方法
US11050441B2 (en) 2014-02-19 2021-06-29 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN106471782B (zh) * 2014-02-19 2019-11-15 三星电子株式会社 发送设备及其交织方法
US11817881B2 (en) 2014-02-19 2023-11-14 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN110784287B (zh) * 2014-02-20 2022-04-05 上海数字电视国家工程研究中心有限公司 Ldpc码字的交织映射方法及解交织解映射方法
CN110784287A (zh) * 2014-02-20 2020-02-11 上海数字电视国家工程研究中心有限公司 Ldpc码字的交织映射方法及解交织解映射方法
US10367533B2 (en) 2014-05-21 2019-07-30 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US10396819B1 (en) 2014-05-21 2019-08-27 Samsung Electronics Co., Ltd. Transmitter apparatus and bit interleaving method thereof
CN106416084B (zh) * 2014-05-21 2019-10-18 三星电子株式会社 传输设备及其交织方法
CN106464271B (zh) * 2014-05-21 2019-10-18 三星电子株式会社 传输设备及其交织方法
CN106464270B (zh) * 2014-05-21 2019-10-18 三星电子株式会社 传输设备及其交织方法
US10355817B2 (en) 2014-05-21 2019-07-16 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN110649926A (zh) * 2014-05-21 2020-01-03 三星电子株式会社 传输设备及其交织方法
US11949433B2 (en) 2014-05-21 2024-04-02 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN106416084A (zh) * 2014-05-21 2017-02-15 三星电子株式会社 传输设备及其交织方法
US11218173B2 (en) 2014-05-21 2022-01-04 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US11757471B2 (en) 2014-05-21 2023-09-12 Samsung Electronics Co., Ltd. Transmitting apparatus and bit interleaving method thereof
CN110649926B (zh) * 2014-05-21 2023-07-18 三星电子株式会社 传输设备及其交织方法
US10873343B2 (en) 2014-05-21 2020-12-22 Samsung Electronics Co., Ltd. Transmitter apparatus and bit interleaving method thereof
US11637655B2 (en) 2014-05-21 2023-04-25 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN106464270A (zh) * 2014-05-21 2017-02-22 三星电子株式会社 传输设备及其交织方法
US10992415B2 (en) 2014-05-21 2021-04-27 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN106464271A (zh) * 2014-05-21 2017-02-22 三星电子株式会社 传输设备及其交织方法
US11349499B2 (en) 2014-05-21 2022-05-31 Samsung Electronics Co., Ltd. Transmitting apparatus and bit interleaving method thereof
CN107408949B (zh) * 2015-02-25 2020-10-16 三星电子株式会社 发送器及其产生附加奇偶校验的方法
CN112054807A (zh) * 2015-02-25 2020-12-08 三星电子株式会社 发送方法和接收方法
CN107408949A (zh) * 2015-02-25 2017-11-28 三星电子株式会社 发送器及其产生附加奇偶校验的方法
US11128319B2 (en) 2015-02-25 2021-09-21 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
CN107409011A (zh) * 2015-02-25 2017-11-28 三星电子株式会社 发送器及其产生附加奇偶校验的方法
US10979174B2 (en) 2015-02-25 2021-04-13 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
US11595151B2 (en) 2015-02-25 2023-02-28 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
CN112165335A (zh) * 2015-02-25 2021-01-01 三星电子株式会社 发送设备和接收设备
US11677422B2 (en) 2015-02-25 2023-06-13 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
US11916666B2 (en) 2015-02-25 2024-02-27 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
CN107409011B (zh) * 2015-02-25 2020-08-14 三星电子株式会社 发送器及其产生附加奇偶校验的方法
CN112054807B (zh) * 2015-02-25 2023-09-01 三星电子株式会社 发送方法和接收方法
CN112165335B (zh) * 2015-02-25 2023-09-01 三星电子株式会社 发送设备和接收设备
CN107408952B (zh) * 2015-03-02 2020-11-06 三星电子株式会社 发送器及其缩减方法
US11705985B2 (en) 2015-03-02 2023-07-18 Samsung Electronics Co., Ltd. Transmitter and shortening method thereof
US11223445B2 (en) 2015-03-02 2022-01-11 Samsung Electronics Co., Ltd. Transmitter and shortening method thereof
CN107408952A (zh) * 2015-03-02 2017-11-28 三星电子株式会社 发送器及其缩减方法

Also Published As

Publication number Publication date
WO2004006441A2 (en) 2004-01-15
EP1525664B1 (en) 2012-05-02
US20070113142A1 (en) 2007-05-17
HK1081003A1 (en) 2006-05-04
US20040086059A1 (en) 2004-05-06
JP2005520469A (ja) 2005-07-07
DK1518328T3 (da) 2007-08-06
CN100356697C (zh) 2007-12-19
US6963622B2 (en) 2005-11-08
US20090187811A1 (en) 2009-07-23
KR100683600B1 (ko) 2007-02-16
CA2454574C (en) 2008-12-09
ATE498946T1 (de) 2011-03-15
CA2456485C (en) 2011-11-15
WO2004006441A3 (en) 2004-10-14
CA2454574A1 (en) 2004-01-03
CA2457420C (en) 2016-08-23
US7954036B2 (en) 2011-05-31
EP1413059B9 (en) 2015-09-02
CA2456485A1 (en) 2004-01-15
ES2381012T3 (es) 2012-05-22
JP3836859B2 (ja) 2006-10-25
KR20040030089A (zh) 2004-04-08
JP2005520467A (ja) 2005-07-07
US20040054960A1 (en) 2004-03-18
CN1669227A (zh) 2005-09-14
HK1153056A1 (en) 2012-03-16
ES2427179T3 (es) 2013-10-29
EP1518328B1 (en) 2007-04-18
JP3917624B2 (ja) 2007-05-23
AU2003249708A1 (en) 2004-01-23
KR20040030101A (ko) 2004-04-08
EP1525664A2 (en) 2005-04-27
CA2457420A1 (en) 2004-01-15
KR100674523B1 (ko) 2007-01-26
WO2004006443A1 (en) 2004-01-15
ES2282671T3 (es) 2007-10-16
US7191378B2 (en) 2007-03-13
AU2003247805A1 (en) 2004-01-23
WO2004006442A1 (en) 2004-01-15
ATE360284T1 (de) 2007-05-15
US7424662B2 (en) 2008-09-09
HK1073186A1 (zh) 2005-09-23
EP1413059A1 (en) 2004-04-28
ATE556491T1 (de) 2012-05-15
EP1525664B9 (en) 2015-09-02
HK1069933A1 (en) 2005-06-03
US20040153960A1 (en) 2004-08-05
AU2003249708A8 (en) 2004-01-23
EP1413059B1 (en) 2011-02-16
CN100440736C (zh) 2008-12-03
KR20040030085A (ko) 2004-04-08
EP1518328A1 (en) 2005-03-30
US7203887B2 (en) 2007-04-10
AU2003256588A1 (en) 2004-01-23
CN1547806A (zh) 2004-11-17
KR100602027B1 (ko) 2006-07-19
JP2005520468A (ja) 2005-07-07
ATE548803T1 (de) 2012-03-15
CN1593012B (zh) 2015-05-20

Similar Documents

Publication Publication Date Title
CN1593012A (zh) 用于低密度奇偶校验码的幅度相位偏移群集的比特标记
CN1282312C (zh) 用于低密度奇偶校验码解码的方法与***
JP6847252B2 (ja) 符号器、復号器及び送信機
CN1481130A (zh) 产生低密度奇偶校验码的方法和***
CN1185796C (zh) 改进的非规则低密度奇偶校验码纠错译码方法
US6487692B1 (en) Reed-Solomon decoder
US7020829B2 (en) Method and system for decoding low density parity check (LDPC) codes
CN1993892A (zh) 用于编码和解码块低密度奇偶校验码的装置和方法
CN101039119A (zh) 编码与解码的方法及***
CN1492598A (zh) 利用低密度奇偶校验码的卫星通信***
CN1701515A (zh) 解码方法、解码装置和程序
US20050271160A1 (en) Bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
CN1947368A (zh) 对具有可变块长度的块低密度奇偶校验码编码/解码的设备和方法
CN1620760A (zh) 用于通信***的多级码发生器和解码器
JP4155539B2 (ja) 情報伝送方法および装置、記憶媒体
CN1960188A (zh) 构造低密度奇偶校验码的方法、译码方法及其传输***
CN1619997A (zh) 提供短块长度低密度奇偶校验（ldpc）码的方法和***
CN1838542A (zh) 解码设备和方法以及程序
CN101079638A (zh) 用于降低复杂度的低密度奇偶校验解码的***和方法
CN101080874A (zh) 纠错编码装置以及在其中使用的纠错编码方法
CN101043483A (zh) 一种基于低密度校验码的高阶编码调制方法
CN1836394A (zh) 在移动通信***中编码/解码块低密度奇偶校验码的装置和方法
CN1252935C (zh) 基于低密度奇偶检验编码的信源信道联合编码方法
CN1961517A (zh) 包括本地检错码的纠错编码方法、对应的解码方法、发送、接收和存储装置以及程序
CN1636324A (zh) 纠错解码器的钱搜索单元

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1073186

Country of ref document: HK

ASS Succession or assignment of patent right

Owner name: DTVG LICENSING CO., LTD.

Free format text: FORMER OWNER: DIRECTV GROUP INC.

Effective date: 20100830

Owner name: DIRECTV GROUP INC.

Free format text: FORMER OWNER: HUGHES ELECTRONICS

Effective date: 20100830

COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA, UNITED STETES TO: CALIFORNIA, UNITED STATES

Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA, UNITED STATES TO: CALIFORNIA, UNITED STETES

TA01 Transfer of patent application right

Effective date of registration: 20100830

Address after: California, USA

Applicant after: DTVG licensing Co.

Address before: American California

Applicant before: THE DIRECTV Group Inc.

Effective date of registration: 20100830

Address after: American California

Applicant after: THE DIRECTV Group Inc.

Address before: California, USA

Applicant before: HUGHES ELECTRONICS Corp.

C14 Grant of patent or utility model
GR01 Patent grant
C53 Correction of patent of invention or patent application
CI01 Publication of corrected invention patent application

Correction item: Priority

Correct: 60/482,112 2003.06.24 US

False: Missing a data

Number: 20

Volume: 31

CI03 Correction of invention patent

Correction item: Priority

Correct: 60/482,112 2003.06.24 US

False: Missing a data

Number: 20

Page: The title page

Volume: 31

ERR Gazette correction
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1073186

Country of ref document: HK

CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20150520