CN110223980B - 半导体装置 - Google Patents
半导体装置 Download PDFInfo
- Publication number
- CN110223980B CN110223980B CN201910146551.1A CN201910146551A CN110223980B CN 110223980 B CN110223980 B CN 110223980B CN 201910146551 A CN201910146551 A CN 201910146551A CN 110223980 B CN110223980 B CN 110223980B
- Authority
- CN
- China
- Prior art keywords
- region
- type
- deep
- semiconductor device
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 76
- 230000002093 peripheral effect Effects 0.000 claims abstract description 73
- 210000000746 body region Anatomy 0.000 claims abstract description 54
- 239000012535 impurity Substances 0.000 claims abstract description 51
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 230000005684 electric field Effects 0.000 claims description 24
- 230000004888 barrier function Effects 0.000 description 18
- 238000011084 recovery Methods 0.000 description 13
- 239000010410 layer Substances 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 239000012141 concentrate Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0804—Emitter regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41708—Emitter or collector electrodes for bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8618—Diodes with bulk potential barrier, e.g. Camel diodes, Planar Doped Barrier diodes, Graded bandgap diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
- H01L29/0834—Anode regions of thyristors or gated bipolar-mode devices, e.g. supplementary regions surrounding anode regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
一种半导体装置具有包括元件范围和周边范围的半导体衬底。半导体衬底包括:体区,其布置在元件范围内;p型深区,其从元件范围跨周边范围布置,从半导体衬底的上表面分布到比每个栅极沟槽的下端深的位置,并且包含端栅极沟槽;以及p型耐压区,其布置在周边范围内,并且从上表面分布到比p型深区的下端浅的位置。p型深区内的p型杂质浓度在从体区朝向p型耐压区的方向上增加。
Description
技术领域
本申请中公开的技术涉及一种半导体装置。
背景技术
日本专利申请公开第2016-018848号公开了一种包括元件范围和周边范围的半导体装置。在该元件范围内,提供了一种绝缘栅双极型晶体管(IGBT)。p型深区设置在元件范围与周边范围之间的边界处。该深区从半导体衬底的上表面分布到比每个栅极沟槽的下端低的位置。该深区包含位于元件范围的端部处的栅极沟槽。通过设置该深区,可以抑制电场集中在位于元件范围的端部处的栅极沟槽附近。
发明内容
已知一种在元件范围内设置有IGBT和二极管的半导体装置。提供带有上述深区的这种半导体装置会产生将二极管的恢复电流集中到深区的问题。在本说明书中,提出了一种半导体装置,其能够抑制深区的电场集中,并且还抑制深区中的恢复电流的集中。
本申请公开的半导体装置包括:半导体衬底、上部电极、下部电极和栅电极。所述半导体衬底包括元件范围和设置在所述元件范围之外的周边范围,在所述元件范围中,多个栅极沟槽设置在所述半导体衬底的上表面上。所述上部电极设置在所述半导体衬底的所述上表面上。所述下部电极设置在所述半导体衬底的下表面上。所述栅电极布置在每个栅极沟槽内,并且通过栅极绝缘膜与所述半导体衬底电绝缘。所述半导体衬底包括发射极区、体区、深区、耐压区、漂移区、集电极区和阴极区。所述发射极区是n型区,其布置在所述元件范围内,连接至所述上部电极,并且与所述栅极绝缘膜接触。所述体区是p型区,其布置在所述元件范围内,并且在所述发射极区下方与所述栅极绝缘膜接触。所述深区是p型区,其从所述元件范围跨所述周边范围布置,从所述上表面分布到比每个栅极沟槽的下端深的位置,并且包含所述多个栅极沟槽中的最靠近所述周边范围设置的端栅极沟槽。所述耐压区是p型区,其布置在所述周边范围内,并且从所述上表面分布到比所述深区的下端浅的位置。所述漂移区是n型区,其从所述元件范围跨所述周边范围布置,在所述体区下方与所述栅极绝缘膜接触,通过所述体区与所述发射极区分隔开,从下方与所述深区接触,并从下方与所述耐压区接触。所述集电极区是p型区,其布置在所述漂移区下方,并与所述下部电极接触。所述阴极区n型区,其布置在所述漂移区下方,并与所述下部电极接触。所述深区内的p型杂质浓度在从所述体区朝向所述耐压区的方向上增加。
所述深区内的p型杂质浓度可在深度方向上改变。在这种情况下,该深区中的特定深度处的p型杂质浓度可在从所述体区朝向所述耐压区的方向上增加。
在该半导体装置中,由于深区内的p型杂质浓度在耐压区侧较高,所以在半导体装置关断的同时,等势线可能在横向方向上从元件区朝向耐压区延伸。因此,抑制了电场集中在位于元件区的端部处的栅极沟槽附近。另外,二极管的恢复电流可能集中到体区附近的深区。在半导体装置中,由于深区内的p型杂质浓度在体区侧较低,因此位于体区附近的深区的电阻较高。因此,电流不太可能流过位于体区附近的深区。结果,抑制了恢复电流集中到深区。
附图说明
下面将参照附图描述本发明的实例性实施例的特征、优势以及技术和工业意义,其中相同附图标记表示相同元件,并且其中:
图1是半导体装置10的平面图;
图2是沿图1的线II-II截取的剖面图;
图3是沿图1的线III-III截取的剖面图;
图4是示出p型杂质浓度沿着图2的直线IV的分布的曲线图;
图5示出了图2的相同部分中的电势分布和恢复电流的路径;
图6是变形例的半导体装置的对应于图2的剖面图;并且
图7是变形例的半导体装置的对应于图2的剖面图。
具体实施方式
图1中所示的实施例的半导体装置10包括半导体衬底12。两个上部电极14和多个信号电极17设置在半导体衬底12的上表面12a上。半导体衬底12在每个上部电极14下方包括IGBT范围20和二极管范围22。注意,在图1中,为了更容易理解附图,二极管范围22由斜线阴影线表示。IGBT设置在IGBT范围20内,并且二极管设置在二极管范围22内。在下文中,IGBT范围20以及二极管范围22统称为元件范围24。在每个元件范围24中,IGBT范围20和二极管范围22交替布置。周边范围26围绕相应的元件范围24布置。周边范围26布置在半导体衬底12的元件范围24与外周端面12c之间。周边范围26设置成加强半导体装置10的耐压性。在以下的说明中,较靠近外周端面12c的一侧被称为外周侧,而与该侧相反的一侧(更远离外周端面12c的一侧)被称为内周侧。
如图2、图3中所示,下部电极16设置在半导体衬底12的下表面12b上。下部电极16覆盖半导体衬底12的整个下表面12b。
如图2、图3中所示,多个栅极沟槽30以恒定间隔布置在元件范围24内的半导体衬底12的上表面12a中(即,IGBT范围20和二极管范围22)。多个栅极沟槽30彼此平行地延伸。每个栅极沟槽30的内表面覆盖有栅极绝缘膜32。栅电极34布置在每个栅极沟槽30中。栅电极34通过栅极绝缘膜32与半导体衬底12电绝缘。栅电极34的上表面覆盖有层间绝缘膜36。栅电极34通过层间绝缘膜36与上部电极14电绝缘。
如图2中所示,在IGBT范围20内,发射极区40、上体区42、势垒区44和下体区46设置在由相邻的栅极沟槽30夹着的每个范围内。
发射极区40是具有较高n型杂质浓度的n型区。发射极区40布置在包括上表面12a的范围内,并且与上部电极14欧姆接触。发射极区40在栅极沟槽30的上端处与栅极绝缘膜32接触。
上体区42是p型区。上体区42包括接触区域42a和低浓度区域42b。接触区域42a具有比低浓度区域42b中更高的p型杂质浓度。接触区域42a布置在包括上表面12a的范围内,并且与上部电极14欧姆接触。低浓度区域42b布置在接触区域42a和发射极区40下方。低浓度区域42b在发射极区40下方与栅极绝缘膜32接触。
势垒区44是具有较低n型杂质浓度的n型区域,并且布置在低浓度区域42b下方。势垒区44通过上体区42与发射极区40分隔开。势垒区44在低浓度区域42b下方与栅极绝缘膜32接触。
下体区46是p型区,并且布置在势垒区44下方。下体区46通过势垒区44与上体区42分隔开。下体区46在势垒区44下方与栅极绝缘膜32接触。
深区50布置在IGBT范围20(即,元件范围24)和周边范围26之间的边界处。深区50是p型区。深区50从半导体衬底12的上表面12a分布到低于每个栅极沟槽30的下端的位置。深区50包含多个栅极沟槽30,多个栅极沟槽30包括位于最外周侧(周边范围26侧)的端栅极沟槽30a。也就是说,深区50包含多个栅极沟槽30中的最靠近外周侧设置的一些栅极沟槽。深区50在位于外周侧的多个栅极沟槽30的整个侧表面及整个底表面上与栅极绝缘膜32接触。深区50与上体区42、势垒区44和下体区46相邻。深区50包括接触区域50a、50b和低浓度区域50c。接触区域50a、50b设置在靠近上表面12a的外表面层上。接触区域50a设置在深区50的内周侧(上体区42侧)的部分中。接触区域50a与上部电极14欧姆接触。接触区域50b设置在深区50的外周侧的部分中。接触区域50b与电极18接触。低浓度区域50c布置在接触区域50a、50b下方。低浓度区域50c分布到低于各个栅极沟槽30的下端的位置。低浓度区域50c的p型杂质浓度低于接触区域50a、50b的p型杂质浓度。
在周边范围26内,提供了降低表面电场区域60。降低表面电场区域60是p型区。降低表面电场区域60布置在包括半导体衬底12的上表面12a的范围内。降低表面电场区域60从上表面12a分布到比深区50的下端浅的位置。降低表面电场区域60在外周侧与深区50相邻。当在从上方的平面图中观看半导体衬底12时,降低表面电场区域60围绕元件范围24的周边。
图4示出了沿图2的线IV截取的、低浓度区域50c和降低表面电场区域60内的p型杂质浓度。如图4所示,低浓度区域50c内的p型杂质浓度在从内周侧(即,上体区42侧)朝向外周侧(即,降低表面电场区域60侧)的方向上连续地增加。如图2所示,低浓度区域50c在从内周侧朝向外周侧的方向上变得更深。这是因为,在半导体装置10的制造工艺中,p型杂质的扩散距离在p型杂质浓度较高的外周侧比在p型杂质浓度较低的内周侧变长。如图4所示,降低表面电场区域60内的p型杂质浓度在从内周(低浓度区域50c侧)朝向外周侧的方向上减小。低浓度区域50c内的p型杂质浓度的峰值(最大值)高于降低表面电场区域60内的p型杂质浓度的峰值(最大值)。低浓度区域50c内的p型杂质浓度的峰值低于接触区域42a、50a、50b内的p型杂质浓度。
如图2所示,漂移区70布置在下体区46、深区50和降低表面电场区域60下方。漂移区70从元件范围24跨周边范围26分布。漂移区70从下方与下体区46、深区50和降低表面电场区域60接触。漂移区70在下体区46下方与栅极绝缘膜32接触。漂移区70在降低表面电场区域60的周向外侧与半导体衬底12的上表面12a接触。在周边范围26内,高浓度n型区域72布置在远离降低表面电场区域60的位置处。高浓度n型区域72具有比漂移区70中更高的n型杂质浓度。高浓度n型区域72布置在包括上表面12a的范围内。高浓度n型区域72通过漂移区70与降低表面电场区域60分隔开。
缓冲区74布置在漂移区70下方。缓冲区74是n型区,其具有比漂移区70中更高的n型杂质浓度。缓冲区74从元件范围24跨周边范围26分布。缓冲区74从下方与漂移区70接触。
集电极区76布置在包括半导体衬底12的下表面12b的范围内。集电极区76是具有较高p型杂质浓度的p型区域。集电极区76与下部电极16欧姆接触。集电极区76从IGBT范围20跨周边范围26分布。集电极区76从下方与缓冲区74接触。
在IGBT范围20内,IGBT由发射极区40、上体区42、势垒区44、下体区46、漂移区70、缓冲区74、集电极区76、栅电极34等形成。当IGBT工作时,上部电极14用作发射电极,并且下部电极16用作集电电极。当栅电极34的电势增加到不小于栅极阈值的值时,在上体区42和下体区46中产生沟道。在这种状态下,当下部电极16的电势变得高于上部电极14的电势时,电流从发射极区40经由上体区42的沟道、势垒区44、下体区46的沟道、漂移区70和缓冲区74流动到集电极区76。当栅电极34的电势降低到小于栅极阈值的值时,沟道消失,从而停止电子流动。以这种方式,IGBT根据栅电极34的电势执行切换。
如图3所示,在二极管范围22内,阴极区78设置在包括下表面12b的范围内。阴极区78是具有比缓冲区74中的n型杂质浓度高的n型杂质浓度的n型区。阴极区78与下部电极16欧姆接触。阴极区78从下方与缓冲区74接触。除了设置阴极区78代替集电极区76之外,二极管范围22的结构与IGBT范围20的结构相同。
在二极管范围22内,二极管由上体区42、势垒区44、下体区46,漂移区70、缓冲区74、阴极区78等形成。当二极管工作时,上部电极14用作阳极电极,并且下部电极16用作阴极电极。当上部电极14的电势增加到高于下部电极16的电势时,电流从上体区42经由势垒区44、下体区46、漂移区70和和缓冲区74流动到阴极区78。由于势垒区44内的n型杂质浓度低,所以电流流过势垒区44。当上部电极14的电势降低到低于下部电极16的电势时,电流停止。
接下来,将描述IGBT关断时的电势分布。当IGBT在下部电极16的电势高于上部电极14的电势的状态下关断时,反向电压被施加到下体区46与漂移区70之间的边界处的p-n结。因此,耗尽层从下体区46扩散到漂移区70。在这种状态下,耗尽层从深区50扩散到漂移区70。而且,耗尽层从降低表面电场区域60扩散到漂移区70。降低表面电场区域60促使耗尽层在位于降低表面电场区域60周向外侧的漂移区70中扩散。因此,漂移区70在宽范围内耗尽。
如图5中的虚线100所示,在IGBT关断的状态下,当等势线从漂移区70进入深区50时,在端栅极沟槽30a的下端附近发生电场集中。然而,在本实施例中,等电势线不太可能进入深区50。即,在本实施例中,p型杂质浓度在深区50的一部分中高,该部分位于外周侧。因此,如虚线102所示,等势线可能朝向外周侧延伸。因此,即使p型杂质浓度在深区50的一部分中较低,也不太可能发生如虚线100所示的等势线进入深区50,其中该部分位于内周侧。因此,在半导体装置10中,抑制了栅极沟槽30a的下端附近的电场集中。
接下来,将描述二极管的恢复操作。如上所述,通过将上部电极14的电势设定为高于下部电极16的电势,二极管导通。然后,空穴从下体区46流入漂移区70。结果,漂移区70的电阻由于电导率调制现象而降低,从而电子可以以较低的损耗通过漂移区70。此时,空穴基本上跨漂移区70分布。此后,当上部电极14的电势降低到低于下部电极16的电势时,二极管关断。当二极管关断时,分布在漂移区70中的空穴被释放到上部电极14。因此,在当二极管关断的时刻,反向电流(恢复电流)流过二极管。如上所述,在二极管导通的状态下,由于空穴基本上遍布漂移区70,所以空穴也存在于周边范围26内的漂移区70中。在二极管的恢复操作中,存在于周边范围26内的漂移区70中的一些空穴通过深区50被释放到上部电极14。此时,如图5中的箭头110所示的,空穴的流动(即,恢复电流)可能集中到深区50的部分,该部分位于更靠近上部电极14的内周侧。然而,在半导体装置10中,由于深区50的内周侧的部分中的p型杂质浓度较低,深区50的内周侧的该部分具有较高的电阻。因此,抑制了如箭头110所示的流经深区50的内周侧的部分的恢复电流。因此,抑制了恢复电流集中到深区50。
如上所述,根据本实施例的半导体装置10,可以在IGBT关断时抑制端栅极沟槽30a附近的电场集中,并且在二极管的恢复操作期间抑制恢复电流集中到深区50。
例如,可以以下面的方式形成p型杂质浓度在从内周侧朝向外周侧的方向上逐渐增加的深区50。首先,在要形成深区50的范围的上部中形成网状掩模。网状掩模是具有许多细小孔的掩模。这里,掩模形成为使得孔的比率在内周侧变小而在外周侧变高。接下来,通过掩模将p型杂质注入到半导体衬底中。因为孔的比率在外周侧上比在内周侧上大,所以注入p型杂质来使得p型杂质浓度在外周侧上比在内周侧上高。此后,对半导体衬底进行退火以使注入的p型杂质扩散并激活。借此,能够形成p型杂质浓度在从内周侧朝向外周侧的方向上逐渐增加的深区50。
在上述实施例中,深区50内的p型杂质浓度在从内周侧朝向外周侧的方向上连续地增加。然而,深区50内的p型杂质浓度可以在从内周侧朝向外周侧的方向上阶梯式地增加。在这种情况下,如图6中所示,深区50在从内周侧朝向外周侧的方向上阶梯式地变得更深。
在上述实施例中,降低表面电场区域60设置在深区50的外周侧上。然而,如图7中所示,代替降低表面电场区域60,可以在深区50的外周侧上设置一个或多个保护环62(所谓的FLR:场限制环)。保护环62是p型区。保护环62布置在包括上表面12a的范围内,并且与深区50分隔开。在图7中,示出了多个保护环62,并且每个保护环62彼此分隔开。当在从上方的平面图中观看半导体衬底12时,每个保护环62环形地延伸以围绕元件范围24。以这种方式,即使设置保护环62来代替降低表面电场区域60,也可以确保半导体装置10的耐压性。
在前述实施例中,二极管范围22内的上表面12a侧上的半导体结构(即,发射极区40、上体区42、势垒区44和下体区46)等于IGBT范围20内的上表面12a侧的半导体结构。然而,二极管范围22的上表面12a侧的半导体结构和IGBT范围20的上表面12a侧的半导体结构可以彼此不同。例如,在二极管范围22内,可以不存在发射极区40和势垒区44。
在上述实施例中,深区50设置在IGBT范围20与周边范围26之间的边界处。然而,如果二极管范围22和周边范围26经由栅极沟槽30彼此相邻,则深区50可以设置在二极管范围22与周边范围26之间的边界处。
在前述实施例中,体区通过势垒区44而分成上体区42和下体区46。然而,可以不存在势垒区44。
下面列出了本说明书公开的技术要素。以下每个技术要素都独立具有实用性。
在本说明书公开的一个实例的半导体装置中,所述深区可以包括:高浓度区域,其布置在包括半导体衬底的上表面的范围内;以及低浓度区域,其布置在所述高浓度区域下方,并且具有低于所述高浓度区域中的p型杂质浓度的p型杂质浓度。所述低浓度区域内的p型杂质浓度可以在从体区侧朝向耐压区侧的方向上增加。
在本说明书公开的一个实例的半导体装置中,所述低浓度区域内的p型杂质浓度的峰值可以高于所述耐压区内的p型杂质浓度的峰值。
以这种方式,通过将低浓度区域中的p型杂质浓度设置得高到一定程度,可以适当地抑制位于元件范围的外周端的沟槽附近的电场集中。
在本说明书公开的一个实例的半导体装置中,所述耐压区可以是与所述深区相邻的降低表面电场区域。
在本说明书公开的一个实例的半导体装置中,所述耐压区可以是一个或多个环形保护环,其通过所述漂移区与所述深区分隔开,并围绕所述元件范围的周边。
在本说明书公开的一个实例的半导体装置中,所述深区内的p型杂质浓度可以在从所述体区侧朝向所述耐压区侧的方向上连续地增加。
在本说明书公开的一个实例的半导体装置中,所述深区内的p型杂质浓度可以在从所述体区侧朝向所述耐压区侧的方向上阶梯式地增加。
尽管上面已经详细描述了实施例,但是这些实施例仅仅是说明性的,并且不限制权利要求的范围。在权利要求的范围内描述的技术还包括对上面例举的具体实例的各种改变和修改。在本说明书或附图中说明的技术要素独立地或通过各种组合来提供技术效用,并且不限于所提交的权利要求中描述的组合。此外,已经举例说明了本说明书或附图中示出的技术以同时满足多个目标,并且满足这些目标中的任何一个都给出了对技术的技术效用。
Claims (7)
1.一种半导体装置,其特征在于包括:
半导体衬底,其包括元件范围和设置在所述元件范围之外的周边范围,在所述元件范围中,多个栅极沟槽设置在所述半导体衬底的上表面上;
上部电极,其设置在所述半导体衬底的所述上表面上;
下部电极,其设置在所述半导体衬底的下表面上;以及
栅电极,所述栅电极中的每个布置在每个栅极沟槽内并且通过栅极绝缘膜与所述半导体衬底电绝缘,其中
所述半导体衬底包括:
n型发射极区,其布置在所述元件范围内,连接至所述上部电极,并且与所述栅极绝缘膜接触;
p型体区,其布置在所述元件范围内,并且在所述n型发射极区下方与所述栅极绝缘膜接触;
p型深区,其从所述元件范围跨所述周边范围布置,从所述上表面分布到比每个栅极沟槽的下端深的位置,并且包含所述多个栅极沟槽中的最靠近所述周边范围设置的端栅极沟槽;
p型耐压区,其布置在所述周边范围内,并且从所述上表面分布到比所述p型深区的下端浅的位置;
n型漂移区,其从所述元件范围跨所述周边范围布置,在所述p型体区下方与所述栅极绝缘膜接触,通过所述p型体区与所述n型发射极区分隔开,从下方与所述p型深区接触,并从下方与所述p型耐压区接触;
p型集电极区,其布置在所述n型漂移区下方,并与所述下部电极接触;以及
n型阴极区,其布置在所述n型漂移区下方,并与所述下部电极接触,并且
所述p型深区内的p型杂质浓度在从所述p型体区朝向所述p型耐压区的方向上增加。
2.根据权利要求1所述的半导体装置,其特征在于
所述p型深区包括:高浓度区域,其布置在包括所述上表面的范围内;以及低浓度区域,其布置在所述高浓度区域下方,并且具有低于所述高浓度区域中的p型杂质浓度的p型杂质浓度,并且
所述低浓度区域内的所述p型杂质浓度在从所述p型体区朝向所述p型耐压区的所述方向上增加。
3.根据权利要求2所述的半导体装置,其特征在于
所述低浓度区域内的所述p型杂质浓度的最大值高于所述p型耐压区内的p型杂质浓度的最大值。
4.根据权利要求1所述的半导体装置,其特征在于,所述p型耐压区是与所述p型深区相邻的降低表面电场区域。
5.根据权利要求1所述的半导体装置,其特征在于,所述p型耐压区是环形保护环,其通过所述n型漂移区与所述p型深区分隔开,并围绕所述元件范围的周边。
6.根据权利要求1至5中任一项所述的半导体装置,其特征在于,所述p型深区内的所述p型杂质浓度在从所述p型体区朝向所述p型耐压区的所述方向上连续地增加。
7.根据权利要求1至5中任一项所述的半导体装置,其特征在于,所述p型深区内的所述p型杂质浓度在从所述p型体区朝向所述p型耐压区的所述方向上阶梯式地增加。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018036907A JP7091714B2 (ja) | 2018-03-01 | 2018-03-01 | 半導体装置 |
JP2018-036907 | 2018-03-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110223980A CN110223980A (zh) | 2019-09-10 |
CN110223980B true CN110223980B (zh) | 2023-06-06 |
Family
ID=67768805
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910146551.1A Active CN110223980B (zh) | 2018-03-01 | 2019-02-27 | 半导体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11133406B2 (zh) |
JP (1) | JP7091714B2 (zh) |
CN (1) | CN110223980B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7401416B2 (ja) * | 2020-09-11 | 2023-12-19 | 株式会社東芝 | 半導体装置 |
JPWO2023063412A1 (zh) * | 2021-10-15 | 2023-04-20 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107039438A (zh) * | 2015-09-17 | 2017-08-11 | 丰田自动车株式会社 | 半导体装置 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100275756B1 (ko) * | 1998-08-27 | 2000-12-15 | 김덕중 | 트렌치 절연 게이트 바이폴라 트랜지스터 |
JP4696335B2 (ja) * | 2000-05-30 | 2011-06-08 | 株式会社デンソー | 半導体装置およびその製造方法 |
US6747312B2 (en) * | 2002-05-01 | 2004-06-08 | International Rectifier Corporation | Rad hard MOSFET with graded body diode junction and reduced on resistance |
US7973361B2 (en) * | 2005-03-30 | 2011-07-05 | Panasonic Corporation | High breakdown voltage semiconductor device and fabrication method of the same |
US7737469B2 (en) * | 2006-05-16 | 2010-06-15 | Kabushiki Kaisha Toshiba | Semiconductor device having superjunction structure formed of p-type and n-type pillar regions |
JP4544313B2 (ja) * | 2008-02-19 | 2010-09-15 | トヨタ自動車株式会社 | Igbtとその製造方法 |
JP4844605B2 (ja) | 2008-09-10 | 2011-12-28 | ソニー株式会社 | 半導体装置 |
US20100155831A1 (en) * | 2008-12-20 | 2010-06-24 | Power Integrations, Inc. | Deep trench insulated gate bipolar transistor |
US8716746B2 (en) * | 2010-08-17 | 2014-05-06 | Denso Corporation | Semiconductor device |
JP2013135078A (ja) * | 2011-12-26 | 2013-07-08 | Toyota Motor Corp | ダイオード |
JP6245678B2 (ja) * | 2012-08-08 | 2017-12-13 | 住友重機械工業株式会社 | 半導体装置の製造方法 |
KR20150076814A (ko) * | 2013-12-27 | 2015-07-07 | 삼성전기주식회사 | 전력 반도체 소자 |
KR101539880B1 (ko) * | 2014-01-02 | 2015-07-27 | 삼성전기주식회사 | 전력 반도체 소자 |
US9240444B2 (en) * | 2014-05-26 | 2016-01-19 | Nuvoton Technology Corporation | High-voltage semiconductor device with a termination structure |
JP6152831B2 (ja) | 2014-07-07 | 2017-06-28 | トヨタ自動車株式会社 | 半導体装置 |
JP6438247B2 (ja) * | 2014-09-09 | 2018-12-12 | 株式会社豊田中央研究所 | 横型半導体装置 |
JP6197773B2 (ja) * | 2014-09-29 | 2017-09-20 | トヨタ自動車株式会社 | 半導体装置 |
JP6597102B2 (ja) * | 2015-09-16 | 2019-10-30 | 富士電機株式会社 | 半導体装置 |
-
2018
- 2018-03-01 JP JP2018036907A patent/JP7091714B2/ja active Active
-
2019
- 2019-02-27 CN CN201910146551.1A patent/CN110223980B/zh active Active
- 2019-03-01 US US16/290,132 patent/US11133406B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107039438A (zh) * | 2015-09-17 | 2017-08-11 | 丰田自动车株式会社 | 半导体装置 |
Also Published As
Publication number | Publication date |
---|---|
CN110223980A (zh) | 2019-09-10 |
US11133406B2 (en) | 2021-09-28 |
JP2019153646A (ja) | 2019-09-12 |
US20190273154A1 (en) | 2019-09-05 |
JP7091714B2 (ja) | 2022-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9147758B2 (en) | Semiconductor device | |
JP5132123B2 (ja) | 電力用半導体素子 | |
US9478647B2 (en) | Semiconductor device | |
JP4621708B2 (ja) | 半導体装置及びその製造方法 | |
JP5787853B2 (ja) | 電力用半導体装置 | |
JP4483918B2 (ja) | 半導体装置 | |
EP2725623A1 (en) | Semiconductor device | |
US20180114829A1 (en) | Semiconductor Device | |
US20140191248A1 (en) | Semiconductor device | |
JP6606007B2 (ja) | スイッチング素子 | |
US20220045048A1 (en) | Semiconductor apparatus | |
JP2018060984A (ja) | 半導体装置 | |
CN106489210B (zh) | 半导体装置 | |
US20110284923A1 (en) | Semiconductor device and manufacturing method of the same | |
CN110223980B (zh) | 半导体装置 | |
EP3154091A1 (en) | Reverse-conducting semiconductor device | |
JP2012033802A (ja) | 半導体装置 | |
KR101422953B1 (ko) | 전력 반도체 소자 및 그 제조 방법 | |
KR101378094B1 (ko) | 고속 회복 다이오드 | |
WO2018154963A1 (ja) | 半導体装置 | |
JP6179468B2 (ja) | 半導体装置 | |
US20160013266A1 (en) | Vertical semiconductor device | |
JP7263978B2 (ja) | 半導体装置 | |
JP2019071387A (ja) | 半導体装置 | |
JP6090075B2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20200407 Address after: Aichi Prefecture, Japan Applicant after: DENSO Corp. Address before: Aichi Prefecture, Japan Applicant before: Toyota Motor Corp. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant |