CN106133896B - 半导体模块 - Google Patents

半导体模块 Download PDF

Info

Publication number
CN106133896B
CN106133896B CN201480077596.3A CN201480077596A CN106133896B CN 106133896 B CN106133896 B CN 106133896B CN 201480077596 A CN201480077596 A CN 201480077596A CN 106133896 B CN106133896 B CN 106133896B
Authority
CN
China
Prior art keywords
conductive member
semiconductor element
semiconductor module
semiconductor
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480077596.3A
Other languages
English (en)
Other versions
CN106133896A (zh
Inventor
谷昌和
出口善行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN106133896A publication Critical patent/CN106133896A/zh
Application granted granted Critical
Publication of CN106133896B publication Critical patent/CN106133896B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/4952Additional leads the additional leads being a bump or a wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/46Structure, shape, material or disposition of the wire connectors prior to the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37025Plural core members
    • H01L2224/37028Side-to-side arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/37124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/40139Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous strap daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/842Applying energy for connecting
    • H01L2224/84201Compression bonding
    • H01L2224/84205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • H01L2224/8482Diffusion bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/8484Sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/8485Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10272Silicon Carbide [SiC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

本发明所涉及的半导体模块中,用于将配置于基板或母线的半导体元件与其他电子元器件电连接的导电构件具备如下结构:即、该结构具有可挠性,能够降低与半导体元件间的接合部处因导电构件与半导体元件间的线膨胀系数差而造成的冷热应力,并能吸收连接对象的尺寸公差,其结果是,既能增大半导体装置的电流容量,又能提高半导体模块的可靠性。

Description

半导体模块
技术领域
本发明涉及一种使用作为电布线部的导电构件的半导体模块,尤其涉及用于既增大电流容量又提高可靠性的半导体模块。
背景技术
由对电流进行开关控制的IGBT或MOS-FET构成的半导体模块是逆变器、充电器等功率转换装置的主要构成构件。在车辆电动化的进程中,要求功率转换装置具有高输出,而半导体模块的电流容量趋于增大。
此外,伴随着SiC等半导体元件的进化,半导体元件在200℃附近的高温环境下也能工作。然而,另一方面,关于冷热循环等中的结构可靠性,与以往相比,变得非常严苛。因此,要求半导体模块既因高输出化而增大电流容量,又要确保在高温环境下能长期间正常工作的可靠性。
为了实现大电流容量化,必须降低通电构件的电阻值。此外,为了在低温环境到高温环境均确保可靠性,必须降低半导体模块内部的构成构件的接合部处的冷热应力,并且必须降低该接合部处的残留应力。
此外,以往的半导体模块中,为了增大电流容量,有的直接将半导体元件的电极与构成主端子的母线接合(例如参照专利文献1)。
现有技术文献
专利文献
专利文献1:日本专利特开2005-5593号公报
发明内容
发明所要解决的技术问题
然而,在现有技术中存在如下问题。
该专利文献1所公开的现有的母线使用导电率较高的金属制的板(例如铜板)。一般而言,母线使用与电流容量相应的铜材料,但若用于大输出,则其剖面积变大而成为刚性的情况较多。
然而,该专利文献1中的布线结构下,半导体元件与母线间的热膨胀差较大,因此在其接合面处产生变形,产生冷热应力。其结果是,在半导体元件与母线的接合面上,会产生剥离、芯片裂痕等问题。
另外,无法吸收半导体模块中的构成构件的尺寸公差,在半导体元件与母线的接合面产生残留应力。该残留应力也成为上述剥离、芯片裂痕等问题的原因,从而可靠性产生问题。另外,母线的高频分量的电阻值较大,大电流容量化存在极限。
本发明为解决上述问题而得以完成,其目的在于,获得一种既能增大半导体装置的电流容量又能提高半导体模块的可靠性的半导体模块。
解决技术问题所采用的技术方案
本发明所涉及的半导体模块中,用于将配置于基板或母线的半导体元件与其他电子元器件电连接的导电构件具备如下结构:即、该结构具有可挠性,能够降低与半导体元件间的接合部处因导电构件与半导体元件间的线膨胀系数差而造成的冷热应力,并能吸收连接对象的尺寸公差。
发明效果
根据本发明,半导体元件的布线使用将金属细线构成为绞合线的导电构件、由编织线构成的导电构件、或由金属片层叠而成的导电构件。通过采用该结构,能够降低高频分量的电阻值,实现电布线的大电流容量化,同时,还能防止因导电构件与半导体元件之间的线膨胀系数差而产生的冷热应力所引起的问题,降低因半导体模块的尺寸公差而产生的残留应力。其结果是,能够获得一种既能增大半导体装置的电流容量又能提高半导体模块的可靠性的半导体模块。
附图说明
图1是本发明的实施方式1中的半导体模块的剖视图。
图2是本发明的实施方式4中的半导体模块的剖视图。
图3是本发明的实施方式5中的半导体模块的剖视图。
具体实施方式
下面,利用附图对本发明的半导体模块的优选实施方式进行说明。此外,在各图中,对相同或相当的部分附上同一标号,来进行说明。
实施方式1
图1是本发明的实施方式1中的半导体模块的剖视图。本实施方式1中的半导体模块9包括配置于基板1(或母线)的半导体元件3、构成主端子的导电构件2、散热板7。导电构件2与半导体元件3的上侧电极5-1及构成开关电路的电子元器件的端子8相接合。
此处,导电构件2采用将导电率较高的铜、铝等的金属细线形成为绞合线的结构。此外,通过调节绞合线的直径、数量,能实现电布线部的大电流容量化。接合方法当然可以是超声波接合、焊料接合、Ag烧结接合、利用导电粘接剂的接合、扩散接合、钎焊,也可以是其他接合方法。
本实施方式1中,由于将金属细线构成为绞合线的导电构件2具有可挠性,因此导电构件2因半导体元件3的热膨胀而变形。因此,在导电构件2与半导体元件3之间的接合面4不产生变形,不会因导电构件2与半导体元件3之间的线膨胀系数差而产生冷热应力。
此外,如图1所示例的那样,在半导体元件3的上侧电极5-1与电子元器件的端子8的高度方向存在阶差的情况下,由于导电构件2具有可挠性,因此仍能吸收阶差的尺寸公差。其结果是,能够去除在接合面4及接合面10的残留应力。
另外,高频电流因集肤效应而流过导电构件2的表面附近。因此,高频分量的电阻趋于变大。与此相对,本实施方式1中,导电构件2由细线或金属片的集合体构成,因此,与以往的母线相比,能增大表面面积。其结果是,能够降低高频分量的电阻,并能实现大电流容量化。
如上所述,根据实施方式1,采用将导电率较高的金属细线形成为绞合线的结构的导电构件。其结果是,能够使用具有可挠性且表面面积得到增大的导电构件,实现电布线部的大电流容量化,并防止因冷热应力而造成的接合部剥离,能够提高半导体模块的可靠性。
实施方式2
上述实施方式1中,对用于达到具有可挠性且增大表面面积的目的的导电构件2采用将导电率较高的金属细线形成为绞合线的结构的情况进行了说明。与此相对,在本实施方式2中,对为了达成相同目的而采用与实施方式1不同的结构的导电性构件的情况进行说明。
本实施方式2所涉及的导电构件2采用将金属细线编织成网状的结构(以下称为编织线)。上述结构的导电构件2的剖面形状为板形、椭圆形、圆形。
通过采用上述结构,与上述实施方式1相同,能够达到具有可挠性且增大表面面积的目的。其结果是,既能够增大电布线部的电流容量,又能防止因冷热应力而造成的剥离。
如上所述,根据实施方式2,采用将金属细线编织成网状的结构的导电构件。其结果是,能够使用具有可挠性且表面面积得到增大的导电构件,实现电布线部的大电流容量化,并防止因冷热应力而造成的接合部剥离,能够提高半导体模块的可靠性。
实施方式3
上述实施方式1中,对用于达到具有可挠性且增大表面面积的目的的导电构件2采用将导电率较高的金属细线形成为绞合线的结构的情况进行了说明。另外,在上述实施方式2中,对用于达成相同目的的导电构件2采用编织线的情况进行了说明。与此相对,在本实施方式3中,对为了达成相同目的而采用与实施方式1、2不同的结构的导电性构件的情况进行说明。
本实施方式3所涉及的导电构件2由金属片层叠而成,采用导电构件2与金属片的层间一并接合于半导体元件3的结构。采用上述结构的导电构件2的金属片之间除了接合面4、10,其他金属片的层间未被固定。此外,通过增加金属片的层叠数能增大电布线中的电流容量。
通过采用上述结构,构成导电构件2的金属片具有可挠性,能够根据半导体元件3的电极5-1的热膨胀而变形。因此,在接合面4不会产生变形,从而不会产生冷热应力。因此,通过采用上述结构,与上述实施方式1、2相同,既能够增大电布线部的电流容量,又能防止因冷热应力而造成的剥离。
如上所述,根据实施方式3,采用层叠金属片而成的结构的导电构件。其结果是,能够使用具有可挠性且表面面积得到增大的导电构件,实现电布线部的大电流容量化,并防止因冷热应力而造成的接合部剥离,能够提高半导体模块的可靠性。
实施方式4
本实施方式4中,对在上述图1的结构的基础上进一步具备能抑制残留应力的产生并提高散热性的结构的半导体模块进行说明。图2是本发明的实施方式4中的半导体模块的剖视图。与上述实施方式1中的图1的结构相比,图2的结构的不同点在于,具备冷却面6(相当于冷却面结构部)。因此,以下以该不同结构为中心进行说明。
本实施方式4中的导电构件2与半导体元件3的上侧电极5-1、导电构件2的冷却面6、以及电子元器件的端子8相连接。此处,作为导电构件2可以适用实施方式1中说明的将金属细线构成为绞合线的导电构件,或实施方式2中说明的将金属细线编织为网状的导电构件,也可以适用在实施方式3中说明的由金属片层叠而成的导电构件。
本实施方式4中新增的冷却面6相对于半导体元件的上侧电极5-1绝缘,与被积极冷却的基板1或散热板7相接合。通过具有上述结构,导电构件2能够吸收半导体元件3与冷却面6在高度方向上的尺寸公差。因此,在接合时不会产生残留应力。
此外,通过具备冷却面6,能通过导电构件2冷却半导体元件3。因此,散热面积增大,能抑制因残留应力而造成的导电构件2的剥离,并提高散热性。
如上所述,根据实施方式4,能获得与上述实施方式1~3相同的效果。进而,通过采用具备冷却面的结构,能够抑制残留应力的产生,并能实现散热性得到提高的半导体模块。
实施方式5
本实施方式5中,说明在基板1上配置有多个半导体元件3时,利用相同导电构件2来进行连接的结构。图3是本发明的实施方式5中的半导体模块的剖视图。与上述实施方式1中的图1的结构相比,图3的结构的不同点在于,在基板1上搭载有两个半导体元件3,该两个半导体元件3共同通过一个导电构件2来进行连接。因此,以下以该不同结构为中心进行说明。
本实施方式5中的半导体模块9在基板1配置两个以上的半导体元件3(其中,图3示例出了半导体元件3为两个的情况),利用同一导电构件2来将两个以上的半导体元件3电连接。
另外,将导电构件2与各半导体元件3的上侧电极5-1之间的接合面4进行超声波接合。超声波接合装置通过对导电构件2提供超声波振动,从而在接合面产生摩擦热,将导电构件2与各半导体元件3相接合。
作为导电构件2可以适用实施方式1中说明的将金属细线构成为绞合线的导电构件、实施方式2中说明的将金属细线编织为网状的导电构件、以及实施方式3中说明的由金属片层叠而成的导电构件中的任意导电构件。另外,图3中未进行图示,但通过设置上述实施方式4中的图2进行说明的冷却面6来接合导电构件2,也能够提高半导体元件3的散热性。
如上所述,根据实施方式5,也能通过利用本发明的导电构件,来连接多个半导体元件,从而获得与上述实施方式1~4相同的效果。
此外,基于与现有技术的比较来说明将导电构件2与接合面4(11)进行接合时采用超声波接合的情况下本申请发明所涉及的导电构件2的优点。在将作为金属板的母线与半导体元件3的电极5-1进行超声波接合的现有的半导体模块中,在进行接合时,母线的面内方向的超声波振动传播至另一半导体元件3的电极5-3与母线间的接合面11,从而接合面11处的剥离成为问题。
与此相对,上述实施方式1~5所涉及的半导体模块9中,不使用母线,而使用具有可挠性的导电构件2。因此,在将导电构件2与半导体元件3的电极5-1进行超声波接合时,能够利用具有可挠性的导电构件2来吸收超声波振动。因此,能够防止半导体元件3的电极5-3与导电构件2之间的接合面11处的剥离。

Claims (5)

1.一种半导体模块,其特征在于,
用于将配置于基板或母线的半导体元件与其他电子元器件电连接的导电构件具备如下结构:即、该结构具有可挠性,能够降低与半导体元件间的接合部处因导电构件与半导体元件间的线膨胀系数差而造成的冷热应力,并能吸收连接对象的尺寸公差,
具有配置于所述基板或所述母线、且与所述半导体元件绝缘的冷却面结构部,
所述导电构件经由所述冷却面结构部与所述半导体元件及其他电子元器件电连接。
2.如权利要求1所述的半导体模块,其特征在于,
所述导电构件具备将金属线构成为绞合线的结构。
3.如权利要求1所述的半导体模块,其特征在于,
所述导电构件具备将金属细线编织成网状的结构。
4.如权利要求1所述的半导体模块,其特征在于,
所述导电构件具备由金属片层叠而成的结构。
5.如权利要求1至4中任一项所述的半导体模块,其特征在于,
所述导电构件与所述半导体元件的接合方法使用如下方法中的任意方法:超声波接合、焊料接合、Ag烧结接合、利用导电粘接剂的接合、扩散接合、利用钎焊的接合。
CN201480077596.3A 2014-04-04 2014-04-04 半导体模块 Active CN106133896B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2014/060009 WO2015151285A1 (ja) 2014-04-04 2014-04-04 半導体モジュール

Publications (2)

Publication Number Publication Date
CN106133896A CN106133896A (zh) 2016-11-16
CN106133896B true CN106133896B (zh) 2018-12-04

Family

ID=54239645

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480077596.3A Active CN106133896B (zh) 2014-04-04 2014-04-04 半导体模块

Country Status (5)

Country Link
US (1) US9853009B2 (zh)
EP (2) EP3477690B1 (zh)
JP (1) JP6272459B2 (zh)
CN (1) CN106133896B (zh)
WO (1) WO2015151285A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021130290A1 (en) * 2019-12-28 2021-07-01 Danfoss Silicon Power Gmbh Power module with improved electrical characteristics

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001036001A (ja) * 1999-07-21 2001-02-09 Toyota Central Res & Dev Lab Inc 電力半導体モジュール
JP2004319740A (ja) * 2003-04-16 2004-11-11 Fuji Electric Holdings Co Ltd パワー半導体装置およびその製造方法
CN101026112A (zh) * 1997-01-17 2007-08-29 精工爱普生株式会社 电子部件和半导体装置及其制造方法
JP2011204968A (ja) * 2010-03-26 2011-10-13 Panasonic Corp 半導体装置及び半導体装置の製造方法
DE102009020733B4 (de) * 2009-05-11 2011-12-08 Danfoss Silicon Power Gmbh Verfahren zur Kontaktsinterung von bandförmigen Kontaktelementen

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0064856B1 (en) * 1981-05-12 1986-12-30 LUCAS INDUSTRIES public limited company A multi-phase bridge arrangement
JP3292614B2 (ja) * 1995-01-17 2002-06-17 東芝アイティー・コントロールシステム株式会社 パワーモジュール素子
JPH10340985A (ja) * 1997-06-05 1998-12-22 Toshiba Corp 半導体装置および半導体装置の製造方法
JP4164409B2 (ja) * 2003-06-13 2008-10-15 三菱電機株式会社 半導体パワーモジュール
JP2005093306A (ja) * 2003-09-19 2005-04-07 Hmy Ltd 可撓性接続端子
JP2013026445A (ja) * 2011-07-21 2013-02-04 Toyota Industries Corp 下部金属と上部金属との接続構造
US8823175B2 (en) * 2012-05-15 2014-09-02 Infineon Technologies Ag Reliable area joints for power semiconductors
DE102012208251A1 (de) * 2012-05-16 2013-11-21 Robert Bosch Gmbh Elektrische Kontaktierung für Halbleiter
JP2013251500A (ja) * 2012-06-04 2013-12-12 Renesas Electronics Corp 半導体装置及びその製造方法
JP6152893B2 (ja) * 2013-09-30 2017-06-28 富士電機株式会社 半導体装置、半導体装置の組み立て方法、半導体装置用部品及び単位モジュール

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101026112A (zh) * 1997-01-17 2007-08-29 精工爱普生株式会社 电子部件和半导体装置及其制造方法
JP2001036001A (ja) * 1999-07-21 2001-02-09 Toyota Central Res & Dev Lab Inc 電力半導体モジュール
JP2004319740A (ja) * 2003-04-16 2004-11-11 Fuji Electric Holdings Co Ltd パワー半導体装置およびその製造方法
DE102009020733B4 (de) * 2009-05-11 2011-12-08 Danfoss Silicon Power Gmbh Verfahren zur Kontaktsinterung von bandförmigen Kontaktelementen
JP2011204968A (ja) * 2010-03-26 2011-10-13 Panasonic Corp 半導体装置及び半導体装置の製造方法

Also Published As

Publication number Publication date
EP3477690A1 (en) 2019-05-01
CN106133896A (zh) 2016-11-16
JP6272459B2 (ja) 2018-01-31
JPWO2015151285A1 (ja) 2017-04-13
EP3477690B1 (en) 2024-01-24
EP3128541A1 (en) 2017-02-08
WO2015151285A1 (ja) 2015-10-08
EP3128541A4 (en) 2018-03-14
US20170084568A1 (en) 2017-03-23
US9853009B2 (en) 2017-12-26

Similar Documents

Publication Publication Date Title
US9490200B2 (en) Semiconductor device
JP4569473B2 (ja) 樹脂封止型パワー半導体モジュール
US20140334203A1 (en) Power converter and method for manufacturing power converter
CN205752150U (zh) 半导体装置
CN104396011B (zh) 半导体装置
CN109727960A (zh) 半导体模块、其制造方法以及电力变换装置
CN102916317B (zh) 将至少一个电子元件与电源电互连的装置及相关电子***
CN105765715A (zh) 功率模块以及功率模块的制造方法
JP2011216822A (ja) パワー半導体モジュール
US20150091551A1 (en) Vertical Shunt Resistor
CN105720046A (zh) 半导体模块以及半导体装置
US20130244380A1 (en) Semiconductor device and method for manufacturing the same
JP7026451B2 (ja) パワー半導体モジュール及びその製造方法並びに電力変換装置
US20170287819A1 (en) Power semiconductor device
CN108511406A (zh) 具有增强的散热性的电子组件
CN113875006A (zh) 三电平功率模块
JP6504962B2 (ja) 電力用半導体装置
CN109698179A (zh) 半导体装置及半导体装置的制造方法
CN104851843A (zh) 电力用半导体装置
US10896864B2 (en) Power semiconductor chip module
CN106133896B (zh) 半导体模块
CN107078126B (zh) 半导体模块以及半导体模块用的导电构件
JP2014116478A (ja) 半導体モジュール及び半導体モジュールの製造方法並びに電力変換装置
JP2013236035A (ja) 半導体モジュール及び半導体モジュールの製造方法
Suzuki et al. A built-in high temperature half-bridge power module with low stray inductance and low thermal resistance for in-wheel motor application

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant