CA1067621A - Apparatus and method for composing information on a data bus - Google Patents
Apparatus and method for composing information on a data busInfo
- Publication number
- CA1067621A CA1067621A CA272,141A CA272141A CA1067621A CA 1067621 A CA1067621 A CA 1067621A CA 272141 A CA272141 A CA 272141A CA 1067621 A CA1067621 A CA 1067621A
- Authority
- CA
- Canada
- Prior art keywords
- coupled
- circuit
- columns
- digital signals
- inverter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
- H03K19/09429—Multistate logic one of the states being the high impedance or floating state
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
- G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/02535—Details of surface acoustic wave devices
- H03H9/02818—Means for compensation or elimination of undesirable effects
- H03H9/02866—Means for compensation or elimination of undesirable effects of bulk wave excitation and reflections
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Acoustics & Sound (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
- Microcomputers (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/659,767 US4051358A (en) | 1976-02-20 | 1976-02-20 | Apparatus and method for composing digital information on a data bus |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1067621A true CA1067621A (en) | 1979-12-04 |
Family
ID=24646753
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA272,141A Expired CA1067621A (en) | 1976-02-20 | 1977-02-18 | Apparatus and method for composing information on a data bus |
Country Status (8)
Country | Link |
---|---|
US (1) | US4051358A ( ) |
JP (1) | JPS5929973B2 ( ) |
CA (1) | CA1067621A ( ) |
DE (1) | DE2706807C2 ( ) |
FR (1) | FR2341895B1 ( ) |
GB (3) | GB1573663A ( ) |
HK (3) | HK13985A ( ) |
SE (1) | SE7701838L ( ) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5652441A (en) * | 1979-10-05 | 1981-05-11 | Pioneer Electronic Corp | Programmable bit shift circuit |
JPS5679352A (en) * | 1979-12-03 | 1981-06-29 | Nec Corp | Address generator |
US4309630A (en) * | 1979-12-10 | 1982-01-05 | Bell Telephone Laboratories, Incorporated | Buffer circuitry |
US4396994A (en) * | 1980-12-31 | 1983-08-02 | Bell Telephone Laboratories, Incorporated | Data shifting and rotating apparatus |
USRE33664E (en) * | 1980-12-31 | 1991-08-13 | At&T Bell Laboratories | Data shifting and rotating apparatus |
US4382295A (en) * | 1981-04-23 | 1983-05-03 | Bell Telephone Laboratories, Incorporated | Digital conference time slot interchanger |
US4395765A (en) * | 1981-04-23 | 1983-07-26 | Bell Telephone Laboratories, Incorporated | Multiport memory array |
US4389720A (en) * | 1981-04-23 | 1983-06-21 | Bell Telephone Laboratories, Incorporated | Distributed digital conferencing system |
JPS61234428A (ja) * | 1985-04-10 | 1986-10-18 | Matsushita Electric Ind Co Ltd | デ−タシフト回路 |
US4818988A (en) * | 1988-01-04 | 1989-04-04 | Gte Laboratories Incorporated | Crosspoint switching array |
JPH02132474U ( ) * | 1989-04-10 | 1990-11-02 | ||
US5418907A (en) * | 1991-09-12 | 1995-05-23 | Sony Corporation | Multi-port memory and digital interpolation apparatus |
US6675181B1 (en) * | 1999-12-23 | 2004-01-06 | Ati International, Srl | Method and apparatus for determining a byte select vector for a crossbar shifter |
US8438522B1 (en) | 2008-09-24 | 2013-05-07 | Iowa State University Research Foundation, Inc. | Logic element architecture for generic logic chains in programmable devices |
US8661394B1 (en) | 2008-09-24 | 2014-02-25 | Iowa State University Research Foundation, Inc. | Depth-optimal mapping of logic chains in reconfigurable fabrics |
CN103795395B (zh) * | 2014-01-20 | 2016-05-04 | 海能达通信股份有限公司 | 一种用于防抖动时隙同步的模电装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3618033A (en) * | 1968-12-26 | 1971-11-02 | Bell Telephone Labor Inc | Transistor shift register using bidirectional gates connected between register stages |
CH557707A (de) * | 1973-05-07 | 1975-01-15 | Concast Ag | Vorrichtung zum einbringen einer stahlschmelze in den giesskopf einer stranggiesskokille. |
US3818203A (en) * | 1973-08-27 | 1974-06-18 | Honeywell Inc | Matrix shifter |
US3961750A (en) * | 1974-04-05 | 1976-06-08 | Signetics Corporation | Expandable parallel binary shifter/rotator |
US3983538A (en) * | 1974-05-01 | 1976-09-28 | International Business Machines Corporation | Universal LSI array logic modules with integral storage array and variable autonomous sequencing |
JPS513461A (ja) * | 1974-06-30 | 1976-01-12 | Yukio Murakami | Enshinbunriho |
US3912947A (en) * | 1974-07-05 | 1975-10-14 | Motorola Inc | Mos data bus control circuitry |
JPS5274239A (en) * | 1975-12-18 | 1977-06-22 | Agency Of Ind Science & Technol | Ring shift unit |
-
1976
- 1976-02-20 US US05/659,767 patent/US4051358A/en not_active Expired - Lifetime
-
1977
- 1977-02-17 FR FR7704545A patent/FR2341895B1/fr not_active Expired
- 1977-02-17 DE DE2706807A patent/DE2706807C2/de not_active Expired
- 1977-02-18 GB GB26852/79A patent/GB1573663A/en not_active Expired
- 1977-02-18 SE SE7701838A patent/SE7701838L/ not_active Application Discontinuation
- 1977-02-18 GB GB6951/77A patent/GB1573661A/en not_active Expired
- 1977-02-18 CA CA272,141A patent/CA1067621A/en not_active Expired
- 1977-02-18 JP JP52017007A patent/JPS5929973B2/ja not_active Expired
- 1977-02-18 GB GB26851/79A patent/GB1573662A/en not_active Expired
-
1985
- 1985-02-28 HK HK139/85A patent/HK13985A/xx unknown
- 1985-02-28 HK HK140/85A patent/HK14085A/xx unknown
- 1985-02-28 HK HK138/85A patent/HK13885A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
DE2706807C2 (de) | 1987-10-01 |
GB1573661A (en) | 1980-08-28 |
SE7701838L (sv) | 1977-08-21 |
HK14085A (en) | 1985-03-08 |
FR2341895A1 (fr) | 1977-09-16 |
HK13885A (en) | 1985-03-08 |
US4051358A (en) | 1977-09-27 |
JPS52132644A (en) | 1977-11-07 |
JPS5929973B2 (ja) | 1984-07-24 |
DE2706807A1 (de) | 1977-08-25 |
GB1573663A (en) | 1980-08-28 |
HK13985A (en) | 1985-03-08 |
FR2341895B1 (fr) | 1985-07-05 |
GB1573662A (en) | 1980-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1067621A (en) | Apparatus and method for composing information on a data bus | |
US4414547A (en) | Storage logic array having two conductor data column | |
EP0582660B1 (en) | Device and method for multiplexing pins for in-system programming | |
US5436574A (en) | Universal logic module with arithmetic capabilities | |
US4645944A (en) | MOS register for selecting among various data inputs | |
US5744981A (en) | Programmable logic cell with input polarity control | |
JP3361925B2 (ja) | 集積回路 | |
JPS61224520A (ja) | 構成を変更可能な論理要素 | |
US4369500A (en) | High speed NXM bit digital, repeated addition type multiplying circuit | |
US4383304A (en) | Programmable bit shift circuit | |
US5302866A (en) | Input circuit block and method for PLDs with register clock enable selection | |
JPH03231515A (ja) | プログラマブル論理装置 | |
US5378934A (en) | Circuit having a master-and-slave and a by-pass | |
JPS6159014B2 ( ) | ||
US5465055A (en) | RAM-logic tile for field programmable gate arrays | |
JPS59114924A (ja) | Plaカウンタ | |
US4999796A (en) | Sticky bit detection and shifting logic | |
US5363494A (en) | Bus interface circuit for connecting bus lines having different bit ranges | |
US4583012A (en) | Logical circuit array | |
US4918657A (en) | Semiconductor memory device provided with an improved precharge and enable control circuit | |
US4660217A (en) | Shift register | |
US5770951A (en) | Configuration logic to eliminate signal contention during reconfiguration | |
US5023893A (en) | Two phase non-overlapping clock counter circuit to be used in an integrated circuit | |
JPS61239492A (ja) | レジスタ回路及びその集積回路 | |
EP0085489B1 (en) | Improved storage logic array circuit |