WO2016142766A1 - Circuit de conversion de puissance et dispositif de conversion de puissance l'utilisant - Google Patents

Circuit de conversion de puissance et dispositif de conversion de puissance l'utilisant Download PDF

Info

Publication number
WO2016142766A1
WO2016142766A1 PCT/IB2016/000250 IB2016000250W WO2016142766A1 WO 2016142766 A1 WO2016142766 A1 WO 2016142766A1 IB 2016000250 W IB2016000250 W IB 2016000250W WO 2016142766 A1 WO2016142766 A1 WO 2016142766A1
Authority
WO
WIPO (PCT)
Prior art keywords
switch
power conversion
capacitor
electrically connected
connection point
Prior art date
Application number
PCT/IB2016/000250
Other languages
English (en)
Japanese (ja)
Inventor
向志 秋政
守雄 中村
後藤 周作
祐輔 岩松
井平 靖久
光武 義雄
西村 太
敦 諏訪
賢吾 阿部
翔一 原
山田 剛
Original Assignee
パナソニックIpマネジメント株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パナソニックIpマネジメント株式会社 filed Critical パナソニックIpマネジメント株式会社
Publication of WO2016142766A1 publication Critical patent/WO2016142766A1/fr

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode

Definitions

  • the present invention generally relates to a power conversion circuit and a power conversion device using the same, and more particularly to a power conversion circuit that converts DC power into AC power and a power conversion device using the same.
  • Patent Document 1 Japanese Patent
  • Patent Document 1 Japanese Patent No. 2004-140913
  • the control circuit (control unit) of Patent Document 1 controls on / off of the switch element of the switching circuit (bridge unit) using a phase shift control method.
  • a power conversion circuit includes a first input terminal and a second input terminal that are electrically connected to a DC power source, respectively, and a first input terminal that is electrically connected to a load.
  • An inverter circuit having one output end and a second output end, a first control unit for controlling the inverter circuit, and a clamp switch electrically connected between the first output end and the second output end
  • a clamp circuit having: a second control unit that controls the clamp circuit; a series circuit of a first capacitor and a second capacitor that are electrically connected between the first input terminal and the second input terminal; And a series circuit of a third capacitor and a fourth capacitor electrically connected between the first output terminal and the second output terminal, wherein the inverter circuit includes a first switch and a second switch in series. Circuit And a second arm composed of a series circuit of a third switch and a fourth switch, wherein the first arm and the second arm are the first input end and the second input end.
  • a power conversion device includes the above-described power conversion circuit and a housing that houses the power conversion circuit.
  • a power conversion device includes the above-described power conversion circuit including a heat sink formed of a conductive material in the connection member, and a housing that houses the power conversion circuit. It is configured to be electrically insulated from the housing.
  • FIG. 1 is a circuit diagram illustrating a power conversion circuit according to the first embodiment.
  • FIG. 2 is a diagram illustrating the relationship between the operating state of the switching element and the output voltage of the power conversion circuit according to the first embodiment.
  • 3A to 3C are diagrams for explaining operations in the power conversion circuit according to the first embodiment.
  • 4A to 4C are diagrams for explaining another operation in the power conversion circuit according to the first embodiment.
  • FIG. 5 is a diagram illustrating still another operation in the power conversion circuit according to the first embodiment.
  • FIG. 6 is a diagram illustrating the output voltage of the power conversion circuit of the comparative example of the first embodiment.
  • FIG. 7 is a diagram illustrating the output voltage of the power conversion circuit according to the first embodiment.
  • FIG. 8 is a diagram illustrating the difference between the output voltage of the power conversion circuit according to the first embodiment and the output voltage of the comparative example.
  • FIG. 9 is a circuit diagram showing a power conversion circuit according to the first modification of the first embodiment.
  • FIG. 10 is a circuit diagram showing a power conversion circuit according to the second modification of the first embodiment.
  • FIG. 11 is a circuit diagram showing a power conversion circuit according to the second embodiment.
  • FIG. 12 is a circuit diagram showing a power conversion circuit according to the first modification of the second embodiment.
  • FIG. 13 is a circuit diagram showing a power conversion circuit according to the second modification of the second embodiment.
  • the power conversion circuit 1 includes an inverter circuit 2, a first control unit, a second control unit, a clamp circuit 4, (first) capacitors 61 to (fourth) capacitors 64, And a connecting member 7.
  • the power conversion circuit 1 further includes a (first) reactor 51, a (second) reactor 52, a filter circuit 104, and a filter circuit 105.
  • the power conversion device 100 includes the above-described power conversion circuit 1 and a casing 110 that houses the power conversion circuit 1.
  • the inverter circuit 2 has a (first) input terminal 201 and a (second) input terminal 202 that are electrically connected to a power source 107 (DC power source).
  • the inverter circuit 2 is a circuit that converts DC power supplied from the power source 107 into AC power and outputs the AC power.
  • the inverter circuit 2 of the present embodiment converts a DC voltage input between the input terminals 201 and 202 into an AC voltage and outputs the AC voltage.
  • the power source 107 includes, for example, a power storage device or a solar power generation device, and is configured to output a DC voltage V0.
  • the positive electrode of the power source 107 is electrically connected to the input end 201, and the negative electrode of the power source 107 is electrically connected to the input end 202.
  • the filter circuit 104 is electrically connected between the input terminals 201 and 202.
  • the filter circuit 104 includes a series circuit of capacitors 101 and 102 that are electrically connected between the input terminals 201 and 202.
  • the filter circuit 104 is configured to suppress, for example, radiation noise or conduction noise from the power source 107. Further, the filter circuit 104 suppresses switching noise from the inverter circuit 2 from being transmitted to the power source 107.
  • One end of the capacitor 101 is electrically connected to the input end 201, and the other end of the capacitor 101 is electrically connected to one end of the capacitor 102.
  • Capacitors 101 and 102 have the same capacitance and are composed of the same type of capacitors.
  • a voltage V1 that is half the voltage V0 output from the power supply 107 is applied to both ends of each of the capacitors 101 and 102.
  • the housing 110 is made of a metal material and houses the power conversion circuit 1.
  • the housing 110 is configured to have a sufficiently large capacitance with respect to the power conversion circuit 1, and defines a reference potential for the power conversion circuit 1.
  • the reference potential for the power conversion circuit 1 is not limited to being determined by the housing 110.
  • An appropriate member having a sufficiently large capacitance so that the reference potential for the power conversion circuit 1 can be determined may be electrically connected to the connection point 106. That is, the potential at the connection point 106 is equal to the reference potential.
  • the potential at the connection point 106 is described as a reference potential.
  • the voltage V1 that is half of the voltage V0 is applied to both ends of the capacitors 101 and 102. Therefore, the potential of the input end 201 to which one end of the capacitor 101 is electrically connected is a positive potential that is higher than the reference potential by the voltage V1.
  • the potential of the input terminal 202 to which the other end of the capacitor 102 is electrically connected is a negative potential that is lower than the reference potential by the voltage V1.
  • a series circuit of a (first) capacitor 61 and a (second) capacitor 62 is directly connected between the input terminals 201 and 202.
  • the direct connection here means that two components are connected without passing through other elements or circuits.
  • the fact that two components are connected without passing through other elements or circuits is referred to as direct connection.
  • Capacitors 61 and 62 have the same capacitance and are composed of the same type of capacitors.
  • a (first) connection point 601 is provided on the electric path connecting the capacitors 61 and 62.
  • the inverter circuit 2 has a series circuit (first arm) of a first switch 21 and a second switch 22 that are electrically connected between the input terminal 201 and the input terminal 202.
  • the inverter circuit 2 includes a series circuit (second arm) of a third switch 23 and a fourth switch 24 that are electrically connected between the input terminal 201 and the input terminal 202.
  • the first switch 21 includes a switching element 211 having a unidirectional conduction direction and a diode 212 connected in reverse parallel to the switching element 211.
  • the second switch 22 includes a switching element 221 having a unidirectional conduction direction and a diode 222 connected in reverse parallel to the switching element 221.
  • the third switch 23 includes a switching element 231 having a one-way conduction direction and a diode 232 connected in reverse parallel to the switching element 231.
  • the fourth switch 24 includes a switching element 241 having a unidirectional conduction direction and a diode 242 connected in reverse parallel to the switching element 241.
  • the diodes 212, 222, 232, and 242 are provided such that the conduction direction is from the input end 202 to the input end 201.
  • the switching elements 211, 221, 231, 241 are constituted by insulated gate bipolar transistors.
  • the switching element having a unidirectional conduction direction may be, for example, a gate turn-off thyristor, a gate commutation type turn-off thyristor, an optical trigger thyristor, or a bidirectional thyristor.
  • each of the first switch 21 to the fourth switch 24 may be a MOSFET (metal-oxide-field-effect transistor) having a parasitic diode.
  • the inverter circuit 2 includes a (first) output terminal 203 and a (second) output terminal 204 that are electrically connected to the load 103.
  • the output terminal 203 is electrically connected to a connection point 205 between the first switch 21 and the second switch 22.
  • the output end 204 is electrically connected to a connection point 206 between the third switch 23 and the fourth switch 24.
  • the connection point 205 is a connection point provided for convenience, and is not limited to the provision of a terminal to which the first switch 21 and the second switch 22 are connected.
  • the connection point 206 is a connection point provided for convenience, and is not limited to the provision of a terminal to which the third switch 23 and the fourth switch 24 are connected.
  • On / off of the first switch 21 to the fourth switch 24 of the inverter circuit 2 is controlled by the control unit 3 described later.
  • the control unit 3 converts the DC voltage into a rectangular AC voltage by periodically turning on and off the first switch 21 and the third switch 23 and the second switch 22 and the fourth switch 24 periodically.
  • One end of the (first) reactor 51 is electrically connected to the output end 203.
  • a connection point 511 is provided at the other end of the reactor 51.
  • One end of the load 103 is electrically connected to the connection point 511.
  • One end of the (second) reactor 52 is electrically connected to the output end 204.
  • a connection point 521 is provided at the other end of the reactor 52.
  • the other end of the load 103 is electrically connected to the connection point 521.
  • a sine wave AC voltage output from the filter circuit 105 is applied between both ends of the load 103.
  • the power conversion circuit 1 of this embodiment further includes a filter circuit 105 connected in parallel with the load 103.
  • the filter circuit 105 includes, for example, a large-capacity capacitor, and smoothes the waveform of the AC voltage V3 output from the inverter circuit 2 to a sine wave AC voltage.
  • the filter circuit 105 suppresses transmission of noise such as radiation noise, conduction noise, and switching noise from the inverter circuit 2 and the clamp circuit 4 to the load 103.
  • the clamp circuit 4 is electrically connected between the output terminals 203 and 204.
  • the clamp circuit 4 has a clamp switch composed of a series circuit of a fifth switch 45 (first clamp switch) and a sixth switch 46 (second clamp switch), and the output terminals 203 and 204 are short-circuited or Open.
  • the fifth switch 45 includes a switching element 451 having a one-way conduction direction (clamping switching element) and a diode 452 (clamping diode) connected in reverse parallel to the switching element 451.
  • the sixth switch 46 includes a switching element 461 (clamping switching element) whose conduction direction is one-way and a diode 462 (clamping diode) connected in reverse parallel to the switching element 461.
  • the diodes 452 and 462 are provided so that the conduction directions are opposite to each other.
  • the clamp circuit 4 has a function of short-circuiting or opening the reactors 51 and 52.
  • Clamp circuit 4 short-circuits reactors 51 and 52 when switching elements 451 and 461 are on.
  • the reactors 51 and 52 are short-circuited, the voltage between the output terminals 203 and 204 is clamped to zero volts, and no voltage is applied from the output terminals 203 and 204 to the load 103 side.
  • the clamp circuit 4 has a function of preventing the output voltage of the inverter circuit 2 from being applied to the load 103.
  • the reactors 51 and 52 release energy as a current, so that a regenerative current flows through the clamp circuit 4 and the load 103.
  • the switching elements 451 and 461 are constituted by insulated gate bipolar transistors in the present embodiment.
  • the switching element having a unidirectional conduction direction may be, for example, a gate turn-off thyristor, a gate commutation type turn-off thyristor, an optical trigger thyristor, or a bidirectional thyristor.
  • the fifth switch and the sixth switch may be MOSFETs having parasitic diodes.
  • the fifth switch 45 and the sixth switch 46 are ON / OFF controlled by the second control unit (control unit 3). When at least one of the fifth switch 45 and the sixth switch 46 is turned on, the reactors 51 and 52 are short-circuited, and a current flowing through the reactors 51 and 52 is caused to flow to the load 103. The operation of the second control unit will be described later.
  • Each of the first switch 21 to the fourth switch 24, the fifth switch 45, and the sixth switch 46 of the present embodiment has a parasitic capacitance, but the illustration of the capacitance component is omitted.
  • a series circuit of (third) capacitor 63 and (fourth) capacitor 64 is electrically connected between connection point 511 of reactor 51 and load 103 and connection point 521 of reactor 52 and load 103.
  • the series circuit of the capacitors 63 and 64 of this embodiment is directly connected to the connection point 511 and the connection point 521.
  • the connection points 511 and 521 are connection points provided for convenience in order to explain the voltage of the series circuit of the capacitors 63 and 64, and are not limited to the connection points 511 and 521 provided.
  • a (second) connection point 602 is provided in the electric path connecting the capacitors 63 and 64.
  • a connection member 7 made of an electric wire formed of a metal material is electrically connected. Therefore, the potential at the connection point 602 is a value obtained by adding the potential difference between both ends of the connection member 7 to the potential at the connection point 601.
  • the impedance of the connection member 7 is sufficiently low, the potential difference between both ends of the connection member 7 is sufficiently small, so that the potential at the connection point 602 is substantially the same as the potential at the connection point 601.
  • connection member 7 can electrically connect the connection points 601 and 602 so that the potential of the connection point 602 can be substantially the same as the reference potential.
  • the connection member 7 is not limited to an electric wire, and may be, for example, a conductor made of a conductive thin film laminated on a printed circuit board, may include a heat sink formed of a conductive material, or may be conductive. An appropriate member made of a material may be included. Since the length of the electric wire can be minimized by electrically connecting the connection points 601 and 602 with a linear electric wire, radiation noise when current flows through the electric wire can be suppressed as much as possible.
  • Capacitors 63 and 64 are each composed of a capacitor having an impedance lower than that of load 103. Therefore, when the current flowing between the connection points 511 and 521 changes abruptly, most of the current flows to the capacitors 63 and 64 rather than the load 103. Capacitors 63 and 64 have the same capacitance and are composed of the same type of capacitors. Therefore, when the AC voltage V3 is applied to both ends of the series circuit of the capacitors 63 and 64, the voltage between both ends of the capacitors 63 and 64 becomes a voltage V2 that is half of the voltage V3. Since the potential of the connection point 602 is equal to the reference potential, the potential difference between the potentials of the connection points 511 and 521 and the reference potential is the voltage V2.
  • the first control unit controls the inverter circuit 2.
  • the first control unit controls on / off of each of the first switch 21 to the fourth switch 24, converts a DC voltage input between the input terminals 201 and 202 into a rectangular AC voltage, and outputs between the output terminals 203 and 204. Output from.
  • the first control unit controls the on / off timing of each of the first switch 21 to the fourth switch 24 to change the duty ratio of the rectangular AC voltage.
  • the 1st control part of this embodiment is realized by control part 3 mentioned below.
  • the second control unit controls the clamp circuit 4.
  • the clamp circuit 4 of the present embodiment has a clamp switch composed of a series circuit of a fifth switch 45 (first clamp switch) and a sixth switch 46 (second clamp switch). That is, the second control unit controls the switching operation of the fifth switch 45 and the sixth switch 46.
  • the second control unit controls ON / OFF of the fifth switch 45 and the sixth switch 46 to short-circuit the reactors 51 and 52 or to control the direction of current flowing through the reactors 51 and 52.
  • the second control unit controls the current regenerated by the reactors 51 and 52 to bring the waveform of the alternating current supplied to the load 103 closer to a sine wave.
  • the second control unit of the present embodiment is realized by the control unit 3.
  • the first control unit and the second control unit are realized by the control unit 3, but the first control unit and the second control unit may be provided separately.
  • the control unit 3 is composed of a microcomputer.
  • the control unit 3 implements a desired function by reading and executing an appropriate program stored in a memory included in the microcomputer.
  • the control unit 3 has a program that realizes the control functions of the first control unit and the second control unit.
  • the control unit 3 is not limited to being configured by a microcomputer, and may be configured by an IC (Integrated Circuit) or the like.
  • the control unit 3 outputs signals S31 to S36 for ON / OFF control of the switching elements 211, 221, 231, 241, 451, and 461, respectively.
  • the control unit 3 outputs the signal S31 to the gate terminal of the switching element 211, outputs the signal S32 to the gate terminal of the switching element 221, outputs the signal S33 to the gate terminal of the switching element 231, and outputs the signal S33 to the gate terminal of the switching element 241.
  • the control unit 3 outputs a signal S35 to the gate terminal of the switching element 451 and outputs a signal S36 to the gate terminal of the switching element 461.
  • the control unit 3 outputs high level voltage signals as signals S31 to S36, and turns on the corresponding switching elements.
  • the control unit 3 outputs low level voltage signals as signals S31 to S36, and turns off the corresponding switching elements.
  • control unit 3 may be configured to output a high level voltage signal to turn off the corresponding switching element and output a low level voltage signal to turn on the corresponding switching element. Good. Further, the control unit 3 is not limited to the on / off control of the switching element with the voltage signal, and an appropriate signal such as a current signal may be used.
  • the control unit 3 controls the on / off state of the switching elements (switching elements 211, 221, 231, 241, 451, 461) of the inverter circuit to convert the DC voltage into the AC voltage will be described with reference to FIGS. This will be described with reference to FIG. 3C and FIGS. 4A to 4C.
  • control unit 3 applies a positive voltage to the load 103 and then applies a negative voltage to the load 103
  • the power source 107, the switching elements and diodes of the inverter circuit 2, the output terminals 203 and 204, the reactors 51 and 52, the load 103 is shown, and the other components are not shown.
  • 3A to 3C, 4A to 4C, and FIG. 5 to be described later, the switching elements in the on state are illustrated surrounded by dotted circles for easy understanding.
  • the control unit 3 is set with first to sixth modes having different operation modes. In each operation mode, the switching elements that are on / off controlled by the control unit 3 are different.
  • the control unit 3 converts the DC voltage into the AC voltage by periodically repeating the first mode to the sixth mode.
  • the control unit 3 outputs high level signals S31, S34, and S36 to turn on the switching elements 211, 241, and 461.
  • a current I1 flows as shown in FIG. 3A. That is, the current I1 flows in the order of the positive electrode of the power source 107 ⁇ the switching element 211 ⁇ the reactor 51 ⁇ the load 103 ⁇ the reactor 52 ⁇ the switching element 241 ⁇ the negative electrode of the power source 107.
  • Reactors 51 and 52 store energy by current I1.
  • a voltage V4 having a voltage value equal to V0 is applied between the output terminals 203 and 204.
  • the potential at the output end 203 is a positive potential
  • the potential at the output end 204 is a negative potential.
  • the arrow direction of the voltage V4 shown in FIG. 3A (the direction from the output end 204 toward the output end 203) is defined as the positive voltage V4. That is, the first mode is an operation mode in which a positive voltage is applied between the power source 107 and the output terminals 203 and 204.
  • 3A is defined as the forward direction of the current I1 (the direction in which the current flows from the reactor 51 to the load 103). That is, in the first mode, a forward current I1 flows.
  • the control unit 3 turns on the switching element 461.
  • the state of the switching element 461 may be maintained in the off state.
  • the control part 3 should just be comprised so that the switching element 461 may be turned on after 1st mode.
  • the controller 3 operates in the second mode after operating in the first mode for a desired period.
  • the second mode is an operation mode in which no voltage is applied between the power supply 107 and the output terminals 203 and 204.
  • the control unit 3 outputs low level signals S31 to S34 to turn off all the switching elements 211, 221, 231, and 241.
  • the second mode as shown in FIG.
  • the controller 3 operates in the third mode after repeating the first mode and the second mode for a predetermined period.
  • the third mode is an operation mode in which a reverse voltage is applied between the power source 107 and the output terminals 203 and 204.
  • the control unit 3 outputs low level signals S31 to S36 and turns off all the switching elements 211, 221, 231, 241, 451, and 461.
  • the current I1 flowing in the forward direction flows through the diodes 232 and 222 as shown in FIG. 3C. Therefore, the output terminal 203 and the negative electrode of the power source 107 are electrically connected, and the output terminal 204 and the positive electrode of the power source 107 are electrically connected.
  • a negative voltage V4 (voltage value is ⁇ V0) is applied between the output terminals 203 and 204.
  • the current I1 starts flowing in the reverse direction after flowing in the forward direction until the energy stored in the reactors 51 and 52 becomes zero.
  • the controller 3 operates in the fourth mode after operating in the third mode for a desired period.
  • the control unit 3 outputs high level signals S32, S33, and S35 to turn on the switching elements 221, 231, and 451.
  • a current I1 flows in the order of positive electrode of the power source 107 ⁇ switching element 231 ⁇ reactor 52 ⁇ load 103 ⁇ reactor 51 ⁇ switching element 221 ⁇ negative electrode of the power source 107.
  • Reactors 51 and 52 store energy by current I1.
  • a negative voltage V4 (voltage value is ⁇ V0) is applied between the output terminals 203 and 204.
  • the potential at the output end 203 is a negative potential
  • the potential at the output end 204 is a positive potential. That is, the fourth mode is an operation mode in which a negative voltage V4 (voltage value is ⁇ V0) is applied between the output terminals 203 and 204, and a current I1 in the reverse direction flows.
  • the control unit 3 turns on the switching element 451. However, the state of the switching element 451 may be maintained in the off state. In that case, the control part 3 should just be comprised so that the switching element 451 may be turned on after a 4th mode.
  • the controller 3 operates in the fifth mode after operating in the fourth mode for a desired period.
  • the fifth mode is an operation mode in which no voltage is applied between the power supply 107 and the output terminals 203 and 204.
  • the control unit 3 outputs low level signals S31 to S34 to turn off all the switching elements 211, 221, 231, and 241.
  • the current I1 flows in the order of the reactor 51 ⁇ the switching element 451 ⁇ the diode 462 ⁇ the reactor 52 ⁇ the load 103. Since the reactors 51 and 52 release the stored energy as a current, a current I1 in the reverse direction flows through the load 103.
  • the controller 3 operates in the sixth mode after repeating the fourth mode and the fifth mode for a predetermined period.
  • the sixth mode is an operation mode in which a positive voltage is applied between the power source 107 and the output terminals 203 and 204.
  • the control unit 3 outputs low level signals S31 to S36 and turns off all the switching elements 211, 221, 231, 241, 451, and 461.
  • the current I1 flowing in the reverse direction flows through the diodes 212 and 242 as shown in FIG.
  • the output terminal 203 and the positive electrode of the power source 107 are electrically connected, and the output terminal 204 and the negative electrode of the power source 107 are electrically connected. That is, a positive voltage V4 (voltage value is V0) is applied between the output terminals 203 and 204.
  • the current I1 starts flowing in the forward direction after flowing in the reverse direction until the energy stored in the reactors 51 and 52 becomes zero.
  • the inverter circuit 2 outputs the positive voltage V4 (voltage value is V0) or the negative voltage V4 (voltage value is ⁇ V0) between the output terminals 203 and 204.
  • the controller 3 repeats the operations of the first mode and the second mode for a predetermined period, and switches the operation mode in the order of the second mode, the third mode, and the fourth mode.
  • the control unit 3 repeats the operations of the fourth mode and the fifth mode for a predetermined period, and switches the operation mode in the order of the fifth mode, the sixth mode, and the first mode.
  • the control unit 3 repeats the operations of the first mode to the sixth mode, so that a positive rectangular wave voltage and a negative rectangular wave voltage are alternately output from the inverter circuit 2.
  • the control unit 3 performs PWM (Pulse Width Modulation) control on the duty ratio of the rectangular wave voltage, and the rectangular wave voltage is smoothed by the filter circuit 105, whereby the sine wave voltage is applied to the load 103.
  • PWM Pulse Width Modulation
  • the control unit 3 is not limited to PWM control of the duty ratio of the rectangular wave voltage between the output terminals 203 and 204.
  • the power conversion circuit 1 should just be comprised so that the alternating voltage output between the output terminals 203 and 204 may be made into a sine wave voltage by an appropriate method.
  • the timing when the switching element 211 is turned off and the timing when the switching element 241 is turned off may be slightly different.
  • a current I2 flows.
  • the output terminals 203 and 204 are short-circuited to the positive electrode of the power source 107. That is, during the period in which the current I2 flows, the potentials of the output terminals 203 and 204 are higher than the reference potential (the potential at the connection point 106 in FIG. 5).
  • the reference potential the potential at the connection point 106 in FIG. 5
  • the potential of each of the output terminals 203 and 204 when the switching element 211 is in the on state and the switching element 241 is in the off state will be described with reference to FIGS. 5, 6, 7, and 8. To do.
  • the potential of the output terminal 203 with respect to the reference potential is denoted as voltage V203
  • the potential of the output terminal 204 with respect to the reference potential is denoted as voltage V204.
  • the voltage V203 is indicated by a solid line
  • the voltage V204 is indicated by a one-dot chain line.
  • the off timing of the switching element 211 may be delayed with respect to the off timing of the switching element 241.
  • the on-state switching element 241 when the on-state switching element 241 is turned off at time t1, and the on-state switching element 211 is turned off at time t2 with a delay from time t1, time t1 to time t2 During this period, the switching element 211 is on.
  • the OFF timing of the switching element 211 is delayed with respect to the OFF timing of the switching element 241, an electric circuit of the current I2 that flows in the order of the reactor 52 ⁇ the diode 232 ⁇ the switching element 211 ⁇ the reactor 51 ⁇ the load 103 is formed as shown in FIG. Is done.
  • the output terminal 203 In the electric path of the current I2, the output terminal 203 is short-circuited with the positive electrode of the power source 107 via the switching element 211 in the on state. In the electric path of the current I 2, the output end 204 is short-circuited with the positive electrode of the power source 107 via the diode 232. Therefore, the potentials of the output terminals 203 and 204 are higher than the reference potential (positive potential). Therefore, at time t4, the potentials of the output terminals 203 and 204 are equal to each other in a state of being a positive potential higher than the reference potential. In this case, the voltages V203 and V204 are both the voltage V205.
  • common mode noise is generated such that the potentials of the output terminals 203 and 204 are higher than the reference potential by the voltage V205.
  • the potentials of the output terminals 203 and 204 change in phase with respect to the reference potential.
  • the potential of the output terminal 203 with respect to the reference potential when the common mode noise is generated is expressed as a voltage V206.
  • a waveform of the voltage V206 is shown by a dotted line in FIG. FIG. 8 shows a waveform in which a high level voltage and a low level voltage are alternately output for the voltage V206.
  • the voltage V206 has a waveform in which an AC component due to common mode noise is further added to the high level portion of the rectangular wave voltage.
  • common mode noise may also occur when the on-timing of the switching elements 211 and 241 is shifted. Similarly, it may also occur when either the on timing or the off timing of the switching elements 221 and 231 is shifted. In addition, even when radiation noise is applied between the input terminals 201 and 202, common mode noise may be generated between the output terminals 203 and 204.
  • the operation of the power conversion circuit 1 of this embodiment for suppressing common mode noise by the capacitors 61 to 64 will be described. Below, the case where the switching element 211 will be in an OFF state with a delay with respect to the OFF timing of the switching element 241 is demonstrated.
  • the potential of the connection point 602 connecting the capacitors 63 and 64 is a stable potential that is substantially the same as the potential of the connection point 601. For this reason, even if a current flows instantaneously through the capacitors 63 and 64, the potentials of the connection points 511 and 521 are less likely to fluctuate. Further, the potential at the connection point 602 is easily stabilized because the stable voltage V0 is applied to the voltage across the series circuit of the capacitors 61 and 62. In addition, the intermediate potential between the both-end voltages of the series circuit of the capacitors 61 and 62 is substantially the same as the reference potential.
  • the voltage waveform of the voltage V203 is shown by changing the time scale of FIG.
  • FIG. 8 shows a voltage waveform in which a high level voltage and a low level voltage are alternately output as the voltage V203. In the voltage V203 indicated by the solid line in FIG.
  • the power conversion circuit 1 of this embodiment includes the inverter circuit 2, the first control unit, the clamp circuit 4, and the second control unit. Further, the power conversion circuit 1 of the present embodiment includes a first capacitor 61, a second capacitor 62, a third capacitor 63, a fourth capacitor 64, and a connection member 7. And the power converter circuit 1 of this embodiment is comprised as follows.
  • the inverter circuit 2 includes a first input terminal 201 and a second input terminal 202 that are electrically connected to a DC power supply (power supply 107 in this embodiment), respectively, and a first output that is electrically connected to the load 103.
  • the first control unit controls the inverter circuit 2.
  • the clamp circuit 4 has a clamp switch (in this embodiment, a series circuit of a fifth switch 45 and a sixth switch 46) electrically connected between the first output end 203 and the second output end 204.
  • the second control unit controls the clamp circuit 4.
  • a series circuit of the first capacitor 61 and the second capacitor 62 is electrically connected between the first input terminal 201 and the second input terminal 202.
  • a series circuit of the third capacitor 63 and the fourth capacitor 64 is electrically connected between the first output end 203 and the second output end 204.
  • Inverter circuit 2 further includes a first arm composed of a series circuit of first switch 21 and second switch 22, and a second arm composed of a series circuit of third switch 23 and fourth switch 24.
  • the first arm and the second arm are electrically connected in parallel between the first input end 201 and the second input end 202.
  • a connection point 205 between the first switch 21 and the second switch 22 is electrically connected to the first output terminal 203.
  • a connection point 206 between the third switch 23 and the fourth switch 24 is electrically connected to the second output end 204.
  • the connection member 7 is electrically connected between the first connection point 601 of the first capacitor 61 and the second capacitor 62 and the second connection point 602 of the third capacitor 63 and the fourth capacitor 64.
  • connection point 601 between the capacitors 61 and 62 becomes a stable potential, and this potential is used as a reference potential.
  • a voltage between the output terminals 203 and 204 is applied to both ends of the series circuit of the capacitors 63 and 64. Since the connection point 602 between the capacitors 63 and 64 is electrically connected to the connection point 601 between the capacitors 61 and 62 by the connection member 7, the potential of the connection point 602 is easily stabilized.
  • Each of the first switch 21 to the fourth switch 24 in the power conversion circuit 1 of the present embodiment may include switching elements 211, 221, 231, 241 and diodes 212, 222, 232, 242.
  • the switching elements 211, 221, 231, and 241 are unidirectional switching elements.
  • the diodes 212, 222, 232, and 242 are connected in antiparallel with the switching elements 211, 221, 231, and 241.
  • the diodes 212, 222, 232, and 242 of each of the first switch 21 to the fourth switch 24 are preferably provided so that the conduction direction is the direction from the second input end 202 to the first input end 201. According to the above configuration, even when the switching elements of each of the first switch 21 to the fourth switch 24 are in the OFF state, the current flows in the forward direction of the diode of each of the first switch 21 to the fourth switch 24.
  • Each of the first switch 21 to the fourth switch 24 is turned on.
  • the clamp switch in the power conversion circuit 1 of the present embodiment may include a series circuit of a first clamp switch (fifth switch 45) and a second clamp switch (sixth switch 46).
  • the first clamp switch (fifth switch 45) includes a clamp switching element (switching element 451 in the present embodiment) and a clamp diode (diode 452 in the present embodiment).
  • the second clamp switch (sixth switch 46) includes a clamp switching element (switching element 461 in the present embodiment) and a clamp diode (diode 462 in the present embodiment).
  • the clamp switching elements (switching elements 451 and 461) are clamp switching elements whose conduction direction is one-way.
  • the clamping diodes (diodes 452 and 462) are connected in antiparallel with the clamping switching elements (switching elements 451 and 461).
  • the clamp diodes (diodes 452 and 462) of the first clamp switch (fifth switch 45) and the second clamp switch (sixth switch 46) are provided so that the conducting directions are opposite to each other. Is also preferable.
  • the control unit 3 may turn on one of the clamp switching elements of the first clamp switch and the second clamp switch. Moreover, the control part 3 can short-circuit or open
  • the power conversion circuit 1 of the present embodiment is electrically connected between the first reactor 51 electrically connected between the first output end 203 and the load 103, and between the second output end 204 and the load 103. It is also preferable to further include a second reactor 52 to be provided.
  • the series circuit of the third capacitor 63 and the fourth capacitor 64 includes a connection point 511 between the first reactor 51 and the load 103 and a connection point 521 between the second reactor 52 and the load 103. It is also preferable to be connected between them.
  • the series circuit of the third capacitor 63 and the fourth capacitor 64 is connected in parallel with the load 103. Therefore, the series circuit of the third capacitor 63 and the fourth capacitor 64 can suppress common mode noise applied between both ends of the load 103.
  • the power conversion device 100 includes the above-described power conversion circuit 1 and a casing 110 that houses the power conversion circuit 1. According to the said structure, the power converter device 100 which can suppress common mode noise is realizable.
  • the series circuit of the capacitors 63 and 64 is directly connected between the connection points 511 and 521, but is not limited to this configuration.
  • the series circuit of the capacitors 63 and 64 may be directly connected between the connection point 501 of the output end 203 and the reactor 51 and the connection point 502 of the output end 204 and the reactor 52, as shown in FIG.
  • a power conversion circuit 1A in which a series circuit of capacitors 63 and 64 is directly connected between connection points 501 and 502 will be described as a first modification of the present embodiment.
  • connection points 501 and 502 are connection points provided for convenience, and the connection points 501 and 502 are not limited to being provided.
  • a series circuit of capacitors 63 and 64 is directly connected between the connection points 501 and 502.
  • a series circuit of capacitors 63 and 64 is provided on the load 103 side of the reactors 51 and 52, whereas in the power conversion circuit 1A of the first modification, the clamps of the reactors 51 and 52 are provided. The difference is that it is provided on the circuit 4 side.
  • the series circuit of the capacitors 63 and 64 suppresses common mode noise generated between the output terminals 203 and 204.
  • each of the capacitors 63 and 64 serves as a so-called snubber circuit, thereby suppressing switching noise from the inverter circuit 2. That is, the series circuit of the capacitors 63 and 64 has two functions of a function of suppressing common mode noise and a function of suppressing switching noise from the inverter circuit 2. With these two functions, the power conversion circuit 1A of the first modification can suppress common mode noise and switching noise. As described above, in the power conversion circuit 1A of the first modification, the series circuit of the third capacitor 63 and the fourth capacitor 64 includes the connection point 501 between the first output end 203 and the first reactor 51, and the second output end. 204 and the connection point 502 of the second reactor 52.
  • a power conversion circuit 1B including a heat sink 9 in which the connecting member 7 is formed of a conductive material will be described as a modified example 2 of the present embodiment.
  • the heat sink 9 is formed in a rectangular plate shape with a metal material having good thermal conductivity such as copper or aluminum.
  • the heat sink 9 of Modification 2 has the connection members 7 electrically connected to both ends of the heat sink 9. That is, one end portion of the heat sink 9 is electrically connected to the connection point 601, and the other end portion of the heat sink 9 is electrically connected to the connection point 602.
  • the heat sink 9 is used by being thermally coupled to appropriate elements and members used in the power conversion circuit 1B.
  • a metal material having good thermal conductivity has low impedance. Therefore, it is possible to use as the connecting member 7 a heat sink 9 having a smaller impedance than a conductor made of a thin film laminated with a conductive material on a metal wire or a printed wiring board. As the impedance of the connecting member 7 is smaller, the conduction noise and radiation noise of the connecting member 7 can be reduced.
  • the heat sink 9 is not limited to being formed of copper or aluminum, but may be formed of an appropriate material having conductivity.
  • the shape of the heat sink 9 is not limited to a rectangular plate shape, and may be formed in an appropriate shape.
  • the heat sink 9 is not limited to the heat sink used in the power conversion circuit 1B, and may be a heat sink that is used by being thermally coupled to an appropriate member used in the power conversion device 100B.
  • the heat sink 9 of this embodiment is electrically insulated from the housing 110B. For example, when it is desired to suppress a certain amount of current from flowing through the housing 110B, the current flowing through the heat sink 9 is less likely to flow through the housing 110B because the heat sink 9 is not electrically connected to the housing 110B. Note that the heat sink 9 may be electrically connected to the housing 110B when the current flowing through the housing 110B need not be considered.
  • the power conversion circuit 1 ⁇ / b> B according to the second modification further includes the heat sink 9 formed of a conductive material, and the connection member 7 includes the heat sink 9.
  • the power conversion device 100B of Modification 2 includes a power conversion circuit 1B including a heat sink 9 formed of a conductive material in a connection member 7, and a casing 110B that houses the power conversion circuit 1B.
  • the heat sink 9 includes the casing 110B. And is electrically insulated.
  • the connection member 7 of Modification 1 may include a heat sink 9.
  • the capacitances of the capacitors 61 and 62 and the types of the capacitors are all the same, and the capacitances of the capacitors 63 and 64 and the types of the capacitors are all the same. .
  • each of the first switch 21 to the fourth switch 24 may not include a switching element having a unidirectional conduction direction and a diode connected in reverse parallel to the switching element.
  • a switching element having a parasitic diode such as a MOSFET may be used.
  • the control unit 3 controls the on / off states of the first switch 21 to the fourth switch 24 so that a desired electric circuit is formed between the input terminals 201 and 202 and the output terminals 203 and 204.
  • the clamp switch may not include a series circuit of the first clamp switch (fifth switch 45) and the second clamp switch (sixth switch 46). In that case, the clamp switch only needs to have a function of turning on and off a bidirectional current by short-circuiting or opening both ends.
  • switching elements having parasitic diodes such as MOSFETs may be connected in parallel so that the conduction directions of the parasitic diodes are opposite to each other.
  • Each of the first clamping switch (fifth switch 45) and the second clamping switch (sixth switch 46) is connected in reverse parallel to the clamping switching element and the clamping switching element whose conduction direction is unidirectional. It does not have to have a diode for use. In that case, each of the first clamp switch and the second clamp switch may have a function of turning on and off a bidirectional current by short-circuiting or opening both ends of the clamp switch.
  • Embodiment 2 A power conversion circuit 1 ⁇ / b> C according to the present embodiment will be described with reference to FIGS. 11, 12, and 13.
  • symbol is attached
  • the power conversion circuit 1C of the present embodiment further includes current limiting units 81 to 85 as shown in FIG.
  • the current limiters 81 to 85 have two terminals.
  • Each of the current limiters 81 to 85 has at least one of a resistance component and a reactance component between two terminals, and is configured to have a desired impedance at a desired frequency.
  • the current limiting units 81 and 82 are configured to have the same impedance.
  • the current limiting units 83 and 84 are configured to have the same impedance.
  • the current limiting unit 85 is configured to have a predetermined intermediate impedance between the two terminals, and is electrically connected in series with the connection member 7. One terminal of the current limiting unit 85 is electrically connected to the connection point 601 through the connection member 7.
  • the other terminal of the current limiting unit 85 is electrically connected to the connection point 602 through the connection member 7.
  • Each of the current limiters 81 and 82 is configured such that a predetermined primary side impedance is provided between the two terminals.
  • the current limiting unit 81 is connected in series with the capacitor 61 between the input terminal 201 and the first connection point 601.
  • the current limiting unit 82 is connected in series with the capacitor 62 between the input terminal 202 and the first connection point 601.
  • the current limiting units 81 and 82 are electrically connected to both ends of the series circuit of the capacitors 61 and 62, respectively.
  • Each of the current limiting units 83 and 84 is configured such that a predetermined secondary side impedance is provided between the two terminals.
  • the current limiting unit 83 is connected in series with the capacitor 63 between the output end 203 and the second connection point 602.
  • the current limiting unit 83 of the present embodiment is electrically connected to the output end 203 via the reactor 51.
  • the current limiting unit 84 is connected in series with the capacitor 64 between the output end 204 and the second connection point 602.
  • the current limiting unit 84 of the present embodiment is electrically connected to the output end 203 via the reactor 52.
  • the current limiting units 83 and 84 of the present embodiment are electrically connected to both ends of a series circuit of capacitors 63 and 64, respectively.
  • the current limiting unit 81 reduces the current value of the current flowing through the capacitor 61, and the current limiting unit 82 reduces the current value of the current flowing through the capacitor 62, thereby suppressing radiation noise output to the load 103 side. it can.
  • the current limiting unit 83 reduces the current value of the current flowing through the capacitor 63, and the current limiting unit 84 reduces the current value of the current flowing through the capacitor 64, thereby suppressing radiation noise output to the load 103 side. it can. Radiation noise output to the load 103 side can be suppressed by reducing the current value of the current flowing through the connecting member 7 by the current limiting unit 85.
  • the effect of the capacitors 61 to 64 suppressing common mode noise can be changed.
  • the impedance of each of the current limiters 81 to 85 so that the impedance becomes small at a desired frequency, it is possible to suppress the noise component of the desired frequency among the common mode noise.
  • the impedance of the current limiting unit 85 the frequency band of the radiation noise of the connecting member 7 can be changed. Therefore, it is possible to suppress radiation noise of a desired frequency among radiation noises from the connection member 7 while suppressing noise components of a desired frequency of common mode noise using the current limiting units 81 to 84.
  • a power conversion circuit 1D in which a series circuit of capacitors 63 and 64 is electrically connected between the output terminals 203 and 204 will be described as a modification 1.
  • the current limiting unit 83 is connected in series with the capacitor 63 between the output end 203 and the connection member 7.
  • the current limiting unit 84 is connected in series with the capacitor 64 between the output end 204 and the connection member 7.
  • the resistance component of the current limiting units 83 and 84 also serves as a damping resistance of the RC snubber circuit.
  • a power conversion circuit 1E including the heat sink 9 and the current limiting unit 86 will be described as a modified example 2.
  • the current limiting unit 86 is configured in the same manner as the current limiting units 81 to 85, and thus the description thereof is omitted.
  • the current limiters 85 and 86 are electrically connected to both ends of the heat sink 9 as shown in FIG.
  • the current limiting unit 85 is electrically connected to the connection point 601 through the connection member 7.
  • the current limiting unit 86 is electrically connected to the connection point 602 through the connection member 7.
  • a series circuit of the current limiting units 85 and 86 and the heat sink 9 is electrically connected between the connection points 601 and 602. Radiation noise output to the load 103 side can be suppressed by reducing the current value of the current flowing through the heat sink 9 by the current limiting units 85 and 86. Moreover, the frequency band of the radiation noise of the heat sink 9 can be changed by adjusting the impedance of the current limiting portions 85 and 86. Therefore, it is possible to suppress the radiation noise of the desired frequency among the radiation noise from the heat sink 9 while suppressing the noise component of the desired frequency of the common mode noise using the current limiting units 81 to 84. One of the current limiting units 85 and 86 may be omitted.
  • the power conversion circuits 1C to 1E of the present embodiment and the first and second modifications further include the current limiting unit 83 (first output side current limiting unit) having a predetermined secondary side impedance.
  • the power conversion circuits 1C to 1E of the present embodiment and the first and second modifications are further provided with a current limiting unit 84 (second output side current limiting unit), and are preferably configured as follows.
  • the current limiting unit 83 (first output side current limiting unit) is connected in series with the third capacitor 63 between the first output end 203 and the second connection point 602.
  • the current limiting unit 84 (second output side current limiting unit) is connected in series with the fourth capacitor 64 between the second output end 204 and the second connection point 602.
  • the impedance between the output terminals 203 and 204 and the connection point 602 or the impedance between the connection points 511 and 602 and between the connection points 521 and 602 can be set to desired values, respectively.
  • the current limiting unit 83 reduces the current value of the current flowing through the capacitor 63
  • the current limiting unit 84 reduces the current value of the current flowing through the capacitor 64, thereby suppressing radiation noise output to the load 103 side. It comes out.
  • the frequency band of the common mode noise which the series circuit of the capacitors 63 and 64 suppresses can be changed, the series circuit of the capacitors 63 and 64 can suppress the common mode noise of a desired frequency.
  • the power conversion circuits 1C to 1E of the present embodiment and the first and second modifications include a current limiting unit 81 (first input side current limiting unit) and a current limiting unit 82 (second input side) each having a predetermined primary impedance. It is also preferable to further include a current limiting unit) and to be configured as follows.
  • the current limiting unit 81 (first input side current limiting unit) is connected in series with the first capacitor 61 between the first input terminal 201 and the first connection point 601.
  • the current limiting unit 82 (second input side current limiting unit) is connected in series with the second capacitor 62 between the second input terminal 202 and the first connection point 601.
  • the impedance between each of the input terminals 201 and 202 and the connection point 601 can be set to a desired value. Accordingly, the current limiting unit 81 reduces the current value of the current flowing through the capacitor 61, and the current limiting unit 82 reduces the current value of the current flowing through the capacitor 62, thereby suppressing radiation noise output to the load 103 side. be able to. Moreover, since the frequency band of the common mode noise which the series circuit of the capacitors 61 and 62 suppresses can be changed, the series circuit of the capacitors 61 and 62 can suppress the common mode noise of a desired frequency.
  • the power conversion circuits 1C and 1D of the present embodiment and Modification 1 further include a current limiting unit 85 (middle point current limiting unit) having a predetermined midpoint impedance.
  • the power conversion circuit 1E of Modification 2 of the present embodiment further includes a current limiting unit 86 (middle point current limiting unit).
  • the current limiting units 85 and 86 are also preferably configured to be electrically connected in series with the first connection point 601. According to the above configuration, the current limiting portions 85 and 86 reduce the current value of the current flowing through the connection member 7 and the heat sink 9, thereby suppressing radiation noise output to the load 103 side.
  • the connection member 7 of Modification 1 may include a heat sink 9.
  • the connection order of the current limiting unit and the capacitor connected in series may be changed.
  • the current limiting unit 81 may be electrically connected between the capacitor 61 and the connection point 601.
  • the current limiting unit 82 may be electrically connected between the capacitor 62 and the connection point 601.
  • the current limiting unit 83 may be electrically connected between the capacitor 63 and the connection point 602.
  • the current limiting unit 84 may be electrically connected between the capacitor 64 and the connection point 602.
  • the current limiting units 81 and 82 are determined to have the same impedance
  • the current limiting units 83 and 84 are determined to have the same impedance. It is not limited to. That is, the impedances of the current limiting units 81 to 84 may be set to appropriate values individually. Further, each of the current limiting units 81 to 86 may be omitted as appropriate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

L'invention concerne un circuit de conversion de puissance 1 qui est pourvu d'un circuit inverseur 2, d'une unité de commande 3, d'un circuit de fixation de niveau 4, de condensateurs 61-64 et d'un élément de raccordement 7. Le circuit inverseur 2 comprend des bornes d'entrée 201, 202 et des bornes de sortie 203, 204. L'unité de commande 3 commande le fonctionnement du circuit inverseur 2 et du circuit de fixation de niveau 4. Le circuit de fixation de niveau 4 forme un court-circuit ou un circuit ouvert entre les bornes de sortie 203, 204. Le circuit série des condensateurs 61, 62 est électriquement connecté entre les bornes d'entrée 201, 202. Les circuits série des condensateurs 63, 64 sont électriquement connectés entre les bornes de sortie 203, 204. L'élément de raccordement 7 est électriquement connecté entre un point de raccordement 600 des condensateurs 61, 62 et un point de raccordement 602 des condensateurs 63, 64.
PCT/IB2016/000250 2015-03-11 2016-03-09 Circuit de conversion de puissance et dispositif de conversion de puissance l'utilisant WO2016142766A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015048564A JP6516181B2 (ja) 2015-03-11 2015-03-11 電力変換回路およびそれを用いた電力変換装置
JP2015-048564 2015-03-11

Publications (1)

Publication Number Publication Date
WO2016142766A1 true WO2016142766A1 (fr) 2016-09-15

Family

ID=56880111

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2016/000250 WO2016142766A1 (fr) 2015-03-11 2016-03-09 Circuit de conversion de puissance et dispositif de conversion de puissance l'utilisant

Country Status (2)

Country Link
JP (1) JP6516181B2 (fr)
WO (1) WO2016142766A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109507471A (zh) * 2018-12-24 2019-03-22 儒竞艾默生环境优化技术(上海)有限公司 负载电流方向的检测电路/方法、芯片、电子设备

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7396041B2 (ja) 2019-12-27 2023-12-12 ニデックパワートレインシステムズ株式会社 モータ駆動用制御基板、及び電動オイルポンプ

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011223667A (ja) * 2010-04-06 2011-11-04 Toshiba Corp 系統連系インバータ
JP2013106475A (ja) * 2011-11-15 2013-05-30 Toshiba Corp 系統連系インバータ
JP2015033217A (ja) * 2013-08-02 2015-02-16 パナソニックIpマネジメント株式会社 半導体装置、および電力変換装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011223667A (ja) * 2010-04-06 2011-11-04 Toshiba Corp 系統連系インバータ
JP2013106475A (ja) * 2011-11-15 2013-05-30 Toshiba Corp 系統連系インバータ
JP2015033217A (ja) * 2013-08-02 2015-02-16 パナソニックIpマネジメント株式会社 半導体装置、および電力変換装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109507471A (zh) * 2018-12-24 2019-03-22 儒竞艾默生环境优化技术(上海)有限公司 负载电流方向的检测电路/方法、芯片、电子设备

Also Published As

Publication number Publication date
JP2016171630A (ja) 2016-09-23
JP6516181B2 (ja) 2019-05-22

Similar Documents

Publication Publication Date Title
JP6963487B2 (ja) Dc/dcコンバータ
JP4715429B2 (ja) 交直変換回路
JP4882266B2 (ja) 交流−交流変換装置
WO2018110440A1 (fr) Circuit d'amortissement et système de conversion de puissance utilisant ce dernier
CN110707930B (zh) Dc/dc变换器
US10020731B2 (en) Power switch circuit
JP6136011B2 (ja) 半導体装置、および電力変換装置
CA2802261A1 (fr) Topologie de circuit pour connexion de phase d'un onduleur
WO2015118990A1 (fr) Dispositif de conversion de courant
JP4913395B2 (ja) 変換器
WO2016142766A1 (fr) Circuit de conversion de puissance et dispositif de conversion de puissance l'utilisant
JP7008222B2 (ja) 電力変換システム
WO2016142763A1 (fr) Circuit de conversion de puissance et dispositif de conversion de puissance l'utilisant
JP6458235B2 (ja) スイッチング電源装置
WO2016128819A1 (fr) Dispositif de conversion de puissance
JP5842233B1 (ja) 直流電力変換装置
JP2021168534A (ja) 電力変換装置
JP2573229B2 (ja) 可変電圧・可変周波数電源装置
CN106817042B (zh) Dc-ac变换器及其控制方法
JP4867290B2 (ja) 3レベル電圧可逆チョッパ装置
JP6274580B2 (ja) 絶縁型Cukコンバータ、電力伝送制御装置
Begalke A direct isolated bi-directional converter as a power electronic building block (PEBB)
JP6417543B2 (ja) スイッチング電源装置
JP2021158703A (ja) 双方向dc−dcコンバータ
CN114400915A (zh) 双h桥移相变换器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16761153

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16761153

Country of ref document: EP

Kind code of ref document: A1