US10187997B2 - Method for making contact with a component embedded in a printed circuit board - Google Patents
Method for making contact with a component embedded in a printed circuit board Download PDFInfo
- Publication number
- US10187997B2 US10187997B2 US15/122,114 US201515122114A US10187997B2 US 10187997 B2 US10187997 B2 US 10187997B2 US 201515122114 A US201515122114 A US 201515122114A US 10187997 B2 US10187997 B2 US 10187997B2
- Authority
- US
- United States
- Prior art keywords
- component
- layer
- conductor
- contacts
- core
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 239000010410 layer Substances 0.000 claims abstract description 79
- 239000004020 conductor Substances 0.000 claims abstract description 77
- 239000012790 adhesive layer Substances 0.000 claims abstract description 17
- 230000001747 exhibiting effect Effects 0.000 claims abstract description 7
- 239000004922 lacquer Substances 0.000 claims description 12
- 239000000463 material Substances 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 6
- 239000000654 additive Substances 0.000 claims description 4
- 239000004593 Epoxy Substances 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 238000001723 curing Methods 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- -1 among others Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 239000003381 stabilizer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000001029 thermal curing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/215—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83874—Ultraviolet [UV] curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
Definitions
- the invention pertains to a method for the bonding of a component embedded in a printed circuit board.
- the invention furthermore pertains to a printed circuit board with at least one insulated layer and at least one structured conductor layer with conductor paths, with at least one component, which, by means of an adhesive layer, is embedded into a recess of the printed circuit board, with its contacts essentially being situated in the plane of an outer surface of the printed circuit board exhibiting the at least one conductor layer, and with conductive connections between the contacts of the components and the conductor paths of the conductor layer.
- DE 10 2006 009 723 A1 describes a method of embedding a component in a circuit board and of its contacts, in which a first insulating layer with a conductor pattern is applied to a metallic substrate. This is followed by the creation of a window or cut-out for the chip in the first layer, into which the chip—while leaving a gap—is inserted and, using an adhesive, is fixated to the substrate. In doing so, the contacts of the chip are situated on a bonding side facing away from the substrate.
- One objective of this invention is to establish a method with the use of which a conductor pattern in the plane of the contacts, including the respective bondings, can be produced easily and cost-efficiently without the risk of detaching layers.
- embedded components can be “wired” in the same position or plane as the embedding, such that the printed circuit boards can be designed to be thinner and the aforementioned problems of the risk of detachment do not arise.
- step f) it is recommended for the removal of the sections of the conductor layer in step f) is carried out by flash-etching.
- the photoimageable lacquer used in step c) is advantageous for the photoimageable lacquer used in step c) to be epoxy-based lacquer.
- step b) the component is embedded into an recess of the core using an adhesive layer, wherein the adhesive layer fully envelops all surfaces of the component—with the exception of those with the contacts—and essentially extends to the plane of the surface of the printed circuit board in which the end faces of the contacts are situated.
- the recess of the core extends through the conductor layer into the insulating layer.
- connection and the conductor paths of the conductor layer are situated in one plane, where the adhesive layer completely envelops all surfaces of the component, except those with the contacts, where the spaces between the contacts of the component are filled with a cured, photoimageable lacquer, and an additional conductor layer is applied to the end faces of the contacts as well as to a conductor layer of the printed circuit board in the area of the conductor paths.
- the cured, photoimageable lacquer covers the cleared end faces of the adhesive layer between the outer wall of the component and the inner wall of the recess of the printed circuit board.
- the printed circuit board again comprises a core exhibiting at least one insulating layer and at least one conductor layer having been applied to the insulating layer, wherein one outer surface of the core having been provided with at least one conductor layer exhibits a recess which extends through the conductor layer into the insulating layer, whereby the component is embedded into the recess of the core by means of an adhesive layer, and wherein the contacts of the component are essentially situated in the plane of the outer surface exhibiting the at least one conductor layer and the recess.
- FIG. 1 in a section through a partial section a core made in the first steps of the method with an embedded component
- FIG. 2 the structure of FIG. 1 after application of a photoimageable lacquer
- FIG. 3 the structure after exposure and development of the photoimageable lacquer
- FIG. 4 the structure after deposition of additional conductive material by application of a semi-additive process
- FIG. 5 the structure of the finished printed circuit board after part of the conductive coatings have been etched away.
- core used in the following in the context of the representational description shall be understood to mean a cured prepreg with a conductor layer (copper layer) on at least one surface.
- FIG. 1 shows a section of a core 1 consisting of an insulating layer 2 , for example consisting of a prepreg material commonly used in the printed circuit board industry, like FR 4, and an upper conductor layer 3 as well as a lower conductor layer 4 .
- an insulating layer 2 for example consisting of a prepreg material commonly used in the printed circuit board industry, like FR 4, and an upper conductor layer 3 as well as a lower conductor layer 4 .
- Layer thicknesses are 100 microns for the insulating layer 2 and 1 to 5 microns, typically 2 microns, for upper and lower conductor layer 3 and 4 respectively.
- a recess 5 is formed, into which—using an adhesive layer 7 —a component 6 is embedded, whereby the layer thickness of this adhesive layer, for example, is 20 to 200 microns.
- the component 6 a semiconductor chip, for example, carries on an outer surface contacts 8 , e.g. copper pads, whereby the adhesive layer 7 envelops all surfaces of the component 6 with the exception of those with the contacts 8 , and essentially extends to the plane of the surface of the core 1 , in which the end faces of the contacts 8 are situated, in this case, therefore the bottom surface.
- One possible adhesive for example, is a solvent-free or low-solvent epoxy resin adhesive with a glass softening point of typically between 120° and 150° C., which will be pressed, filled or injected into the recess 5 . After placement of the component 6 , this adhesive will be hardened at temperatures of 110° to 150° C.
- an epoxy-based photoimageable resist 9 is applied at least to the outer surface of the core 1 with the end faces of the contacts 8 , with reference being made to FIG. 2 .
- examples of products and materials suitable for this purpose are the XB7081 lacquer with the trade name Probelec® of the Huntsman Co. or the photoresist SU-8 from Microchem® Corp known from lithographic galvanoplasty (LIGA).
- the resist 9 is filling all spaces between the contacts 8 of the component 6 , and also extends across the lower conductor layer 4 .
- a photolithographic process commonly used in printed circuit board manufacturing can be used to create the pattern (structuring), starting with exposure using film masking or LDI (Laser Direct Imaging). This is followed by development, obtainment of the patterns after washing-off with suitable chemicals, and the complete curing of the material. Curing is performed by means of conventional curing methods like thermal curing, UV- or IR-curing, application of laser radiation etc. The structuring and the exposure is performed in such manner that the contacts 8 , more specifically their end faces, will be cleared, for which purpose reference is made to FIG. 3 .
- This structuring/imaging process is performed such that the cured, photoimageable resist 9 covers the clear end faces of the adhesive layer 7 between the outer wall of the component 6 and the inner wall of the recess 5 of the core 1 , and that the lower conductor layer 4 is cleared again.
- a layer 10 of conductor material is applied in the desired areas, in particular for conductor paths, which is deposited also under formation of interconnecting paths 11 starting at the end faces 8 to the desired conductor pattern.
- the lower conductor layer 4 is amplified in the area of the desired conductor paths or conductor pattern. This result is shown in FIG. 4 .
- bridges 4 b continue to exist between the thickened sections of the lower conductor layer 4 through layer 10 , which are to form the conductor paths, these bridges 4 b and any other undesirable conductor material is removed in an additional step.
- This is preferably done using so-called “flash etching”, meaning the etching-off of the base copper foil and low-grade removal of the galvanically deposited copper layers.
- This etching process is performed, for example, with an acidic medium, e.g. HCl with the addition of H 2 O 2 and of stabilizers, wherein the small crystallites of the base film are dissolved significantly faster than the electro-deposited layers, and selective etching is achieved.
- FIG. 5 shows the finished printed circuit board 13 with the embedded and bonded component 6 .
- the upper conductor layer 3 may also be patterned in the same way. Also possible is the formation of vias (conductive feed-throughs) between the two conductor layers, just as additional insulating and conductor layers may be formed.
- FIGS. 1 to 5 generally only show detail sections of a larger printed circuit board pattern, and that in practice, a plurality of components may be embedded and connected to conductor patterns at different locations on a printed circuit board.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ATA50152/2014A AT515447B1 (de) | 2014-02-27 | 2014-02-27 | Verfahren zum Kontaktieren eines in eine Leiterplatte eingebetteten Bauelements sowie Leiterplatte |
ATA50152/2014 | 2014-02-27 | ||
PCT/AT2015/050052 WO2015127489A1 (de) | 2014-02-27 | 2015-02-26 | Verfahren zum kontaktieren eines in eine leiterplatte eingebetteten bauelements sowie leiterplatte |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/AT2015/050052 A-371-Of-International WO2015127489A1 (de) | 2014-02-27 | 2015-02-26 | Verfahren zum kontaktieren eines in eine leiterplatte eingebetteten bauelements sowie leiterplatte |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/184,470 Continuation-In-Part US11523520B2 (en) | 2014-02-27 | 2018-11-08 | Method for making contact with a component embedded in a printed circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170048984A1 US20170048984A1 (en) | 2017-02-16 |
US10187997B2 true US10187997B2 (en) | 2019-01-22 |
Family
ID=52874873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/122,114 Active US10187997B2 (en) | 2014-02-27 | 2015-02-26 | Method for making contact with a component embedded in a printed circuit board |
Country Status (5)
Country | Link |
---|---|
US (1) | US10187997B2 (de) |
EP (1) | EP3111734B1 (de) |
CN (1) | CN106256019A (de) |
AT (1) | AT515447B1 (de) |
WO (1) | WO2015127489A1 (de) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190082543A1 (en) * | 2014-02-27 | 2019-03-14 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Making Contact with a Component Embedded in a Printed Circuit Board |
US11172576B2 (en) | 2013-11-27 | 2021-11-09 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for producing a printed circuit board structure |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AT515101B1 (de) | 2013-12-12 | 2015-06-15 | Austria Tech & System Tech | Verfahren zum Einbetten einer Komponente in eine Leiterplatte |
AT515447B1 (de) | 2014-02-27 | 2019-10-15 | At & S Austria Tech & Systemtechnik Ag | Verfahren zum Kontaktieren eines in eine Leiterplatte eingebetteten Bauelements sowie Leiterplatte |
US11178772B2 (en) | 2018-03-29 | 2021-11-16 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier connected with a separate tilted component carrier for short electric connection |
CN211045436U (zh) * | 2019-07-07 | 2020-07-17 | 深南电路股份有限公司 | 线路板 |
CN113540029A (zh) * | 2020-04-16 | 2021-10-22 | 奥特斯奥地利科技与***技术有限公司 | 部件承载件以及制造和设计部件承载件的方法 |
Citations (128)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0195935A2 (de) | 1985-03-27 | 1986-10-01 | PPC Electronic AG | Verfahren zur Herstellung einer starre und flexible Partien aufweisenden Leiterplatte für gedruckte elektrische Schaltungen |
EP0275433A1 (de) | 1986-12-22 | 1988-07-27 | Siemens Aktiengesellschaft | Verfahren zur Befestigung von elektronischen Bauelementen auf einem Substrat, Folie zur Durchführung des Verfahrens und Verfahren zur Herstellung der Folie |
US4931134A (en) | 1989-08-15 | 1990-06-05 | Parlex Corporation | Method of using laser routing to form a rigid/flex circuit board |
US5206188A (en) | 1990-01-31 | 1993-04-27 | Ibiden Co., Ltd. | Method of manufacturing a high lead count circuit board |
US5241456A (en) | 1990-07-02 | 1993-08-31 | General Electric Company | Compact high density interconnect structure |
US5645673A (en) | 1995-06-02 | 1997-07-08 | International Business Machines Corporation | Lamination process for producing non-planar substrates |
US5730635A (en) * | 1993-11-09 | 1998-03-24 | U.S. Philips Corporation | Method of providing a pattern of apertures and/or cavities in a plate of non-metallic material |
DE19642488A1 (de) | 1996-10-15 | 1998-04-16 | Bernd Klose | Verfahren zur Kontaktierung von Mikrochips und zur Herstellung von Mehrlagen-Dünnschichtleiterplatten, insbesondere für superflache Multichip-Modul- und Chipcard-Anwendungen |
WO1998020530A1 (en) | 1996-11-08 | 1998-05-14 | W.L. Gore & Associates, Inc. | Method to correct astigmatism of fourth yag to enable formation of sub 25 micron micro-vias using masking techniques |
JPH11150368A (ja) | 1997-11-19 | 1999-06-02 | Toshiba Chem Corp | フレックスリジッド配線板の製造方法 |
US6005289A (en) | 1996-03-28 | 1999-12-21 | Mitsubishi Denki Kabushiki Kaisha | Package for semiconductor device laminated printed circuit boards |
US6120693A (en) | 1998-11-06 | 2000-09-19 | Alliedsignal Inc. | Method of manufacturing an interlayer via and a laminate precursor useful for same |
DE20021698U1 (de) | 1999-11-16 | 2001-04-12 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V., 80636 München | Integration eines Chips innerhalb einer Leiterplatte und integrierte Schaltung |
US6309912B1 (en) * | 2000-06-20 | 2001-10-30 | Motorola, Inc. | Method of interconnecting an embedded integrated circuit |
US6324067B1 (en) * | 1995-11-16 | 2001-11-27 | Matsushita Electric Industrial Co., Ltd. | Printed wiring board and assembly of the same |
US20020036100A1 (en) | 1999-08-26 | 2002-03-28 | Honeywell, Inc. | Microbeam assembly for integrated circuit interconnection to substrates |
EP1225629A2 (de) | 2001-01-19 | 2002-07-24 | Matsushita Electric Industrial Co., Ltd. | Modul mit Einbaukomponente und seine Herstellungsmethode |
US6442033B1 (en) | 1999-09-24 | 2002-08-27 | Virginia Tech Intellectual Properties, Inc. | Low-cost 3D flip-chip packaging technology for integrated power electronics modules |
FR2822338A1 (fr) | 2001-03-14 | 2002-09-20 | Sagem | Procede pour connecter electriquement des plots de contact d'un composant microelectronique directement a des pistes de circuits imprimes, et plaque a circuits imprimes ainsi constituee |
US6492726B1 (en) | 2000-09-22 | 2002-12-10 | Chartered Semiconductor Manufacturing Ltd. | Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection |
JP2003031914A (ja) | 2001-07-18 | 2003-01-31 | Hitachi Aic Inc | プリント配線板およびその製造方法 |
EP1304742A2 (de) | 2001-10-18 | 2003-04-23 | Matsushita Electric Industrial Co., Ltd. | Modul mit eingebauten Komponenten und seine Herstellung |
JP2003198133A (ja) | 2001-12-26 | 2003-07-11 | Sharp Corp | フレキシブルビルドアップ配線板の製造方法 |
WO2003092344A1 (en) | 2002-04-24 | 2003-11-06 | Ube Industries, Ltd. | Production of via hole in flexible circuit printable board |
US6674159B1 (en) | 2000-05-16 | 2004-01-06 | Sandia National Laboratories | Bi-level microelectronic device package with an integral window |
JP2004031682A (ja) | 2002-06-26 | 2004-01-29 | Sony Corp | プリント配線基板の製造方法 |
US6687985B2 (en) | 1998-02-16 | 2004-02-10 | Matsushita Electric Industrial Co., Ltd. | Method of Manufacturing a multi-layer circuit board |
US6732428B1 (en) | 2000-08-10 | 2004-05-11 | Nortel Networks Limited | Method for increasing electronic component density on an electronic circuit board |
EP1424731A2 (de) | 2002-11-26 | 2004-06-02 | Shinko Electric Industries Co., Ltd. | Elektronikteilverpackungsstruktur und ihre Herstellungsmethode |
US20040114652A1 (en) | 2002-12-16 | 2004-06-17 | Fuji Xerox Co., Ltd. | Method of forming conductive pattern such as electrode, surface emitting semiconductor laser using this method and manufacturing method for the same |
US20040168825A1 (en) * | 2000-02-25 | 2004-09-02 | Hajime Sakamoto | Multilayer printed circuit board and multilayer printed circuit board manufacturing method |
US20040170766A1 (en) | 2001-05-10 | 2004-09-02 | Hiroaki Inoue | Electroless plating method and device, and substrate processing method and apparatus |
US6815046B2 (en) | 1999-03-03 | 2004-11-09 | Murata Manufacturing Co., Ltd. | Method of producing ceramic multilayer substrate |
US20040233650A1 (en) | 2003-05-19 | 2004-11-25 | Fuji Photo Film Co., Ltd. | Multilayer wiring board, method of mounting components, and image pick-up device |
WO2005020651A1 (en) | 2003-08-26 | 2005-03-03 | Imbera Electronics Oy | Method for manufacturing an electronic module, and an electronic module |
DE20221189U1 (de) | 2002-09-19 | 2005-05-19 | Ruwel Ag | Leiterplatte mit mindestens einem starren Bereich und mindestens einem flexiblen Bereich |
US20050103522A1 (en) | 2003-11-13 | 2005-05-19 | Grundy Kevin P. | Stair step printed circuit board structures for high speed signal transmissions |
US20050190537A1 (en) | 2004-02-27 | 2005-09-01 | Eurotech Spa | Multilayer expansion card for electronic apparatus and relative production method |
US20050189640A1 (en) | 2003-11-13 | 2005-09-01 | Grundy Kevin P. | Interconnect system without through-holes |
US20050233122A1 (en) | 2004-04-19 | 2005-10-20 | Mikio Nishimura | Manufacturing method of laminated substrate, and manufacturing apparatus of semiconductor device for module and laminated substrate for use therein |
WO2005104636A1 (en) | 2004-04-27 | 2005-11-03 | Imbera Electronics Oy | Electronics module and method for manufacturing the same |
JP2005333109A (ja) | 2004-04-19 | 2005-12-02 | Matsushita Electric Ind Co Ltd | 積層基板の製造方法とこれに用いる製造設備 |
US20060008970A1 (en) | 2004-07-08 | 2006-01-12 | International Business Machines Corporation | Optimized plating process for multilayer printed circuit boards having edge connectors |
WO2006013230A2 (en) | 2004-08-05 | 2006-02-09 | Imbera Electronics Oy | Manufacture of a layer including a component |
US20060049530A1 (en) | 2004-09-09 | 2006-03-09 | Phoenix Precision Technology Corporation | Method of embedding semiconductor chip in support plate and embedded structure thereof |
US20060101638A1 (en) | 2004-11-18 | 2006-05-18 | International Business Machines Corporation | Method and structure for creating printed circuit boards with stepped thickness |
US20060120056A1 (en) * | 2004-12-06 | 2006-06-08 | Alps Electric Co., Ltd. | Circuit component module, electronic circuit device, and method for manufacturing the circuit component module |
US20060193108A1 (en) | 2005-02-28 | 2006-08-31 | Sanyo Electric Co., Ltd. | Circuit device and manufacturing method thereof |
US20060222285A1 (en) | 2005-04-04 | 2006-10-05 | Matsushita Electric Industrial Co., Ltd. | Optical device cavity structure, optical device, and method for manufacturing an optical device cavity structure |
WO2006134217A1 (en) | 2005-06-16 | 2006-12-21 | Imbera Electronics Oy | Method for manufacturing a circuit board structure, and a circuit board structure |
US7154760B2 (en) | 2002-12-27 | 2006-12-26 | Renesas Technology Corp. | Power amplifier module |
JP2007189006A (ja) | 2006-01-12 | 2007-07-26 | Hitachi Aic Inc | プリント配線板及びそれを使用したled装置 |
WO2007087660A1 (de) | 2006-02-02 | 2007-08-09 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Leiterplattenelement mit wenigstens einem eingebetteten bauelement sowie verfahren zum einbetten zumindest eines bauelements in einem leiterplattenelement |
DE102006009723A1 (de) | 2006-03-02 | 2007-09-06 | Siemens Ag | Verfahren zum Herstellen und planaren Kontaktieren einer elektronischen Vorrichtung und entsprechend hergestellte Vorrichtung |
JP2007318090A (ja) | 2006-04-25 | 2007-12-06 | Ngk Spark Plug Co Ltd | 配線基板の製造方法 |
US20080067666A1 (en) | 2006-09-19 | 2008-03-20 | Phoenix Precision Technology Corporation | Circuit board structure with embedded semiconductor chip and method for fabricating the same |
US20080192443A1 (en) | 2005-03-10 | 2008-08-14 | Kyocera Corporation | Electronic Component Module and Method for Manufacturing the Same |
WO2008098271A1 (de) | 2007-02-16 | 2008-08-21 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Haftverhinderungsmaterial, verfahren zum entfernen eines teilbereichs einer flächigen materialschicht sowie mehrlagige struktur und verwendung hierfür |
WO2008104324A1 (de) | 2007-02-26 | 2008-09-04 | Würth Elektronik GmbH & Co. KG | Verfahren zum einbinden von chips in kavitäten von leiterplatten |
US20080264687A1 (en) | 2007-04-27 | 2008-10-30 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and manufacturing method thereof |
US20080283491A1 (en) | 2006-12-06 | 2008-11-20 | Kunio Arai | Fabrication method of printed circuit board and printed circuit board machining apparatus |
US20080296056A1 (en) | 2007-05-31 | 2008-12-04 | Victor Company Of Japan, Ltd. | Printed circuit board, production method therefor, electronic-component carrier board using printed circuit board, and production method therefor |
DE102008025223A1 (de) | 2007-06-13 | 2008-12-18 | Infineon Technologies Ag | Eingebetteter Chipbaustein |
US20090014749A1 (en) | 2007-07-12 | 2009-01-15 | Sharp Kabushiki Kaisha | Chip-type led and method of manufacturing the same |
US20090026168A1 (en) | 2007-07-26 | 2009-01-29 | Tzong-Woei Tsai | Method for manufacturing a rigid-flex circuit board |
US20090194318A1 (en) * | 2008-02-04 | 2009-08-06 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
US20090205859A1 (en) | 2008-02-14 | 2009-08-20 | Ibiden Co., Ltd. | Method of manufacturing printed wiring board with built-in electronic component |
US20090241333A1 (en) | 2008-03-28 | 2009-10-01 | Fukui Precision Component (Shenzhen) Co., Ltd. | Method for manufacturing printed circuit board having different thicknesses in different areas |
US20090277673A1 (en) | 2008-05-09 | 2009-11-12 | Samsung Electro-Mechanics Co., Ltd. | PCB having electronic components embedded therein and method of manufacturing the same |
WO2009143550A1 (de) | 2008-05-30 | 2009-12-03 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration wenigstens eines elektronischen bauteils in eine leiterplatte sowie leiterplatte |
US20090293271A1 (en) | 2008-06-02 | 2009-12-03 | Ibiden Co., Ltd. | Printed wiring board with built-in electronic component and manufacturing method thereof |
DE102008040906A1 (de) | 2008-07-31 | 2010-02-04 | Robert Bosch Gmbh | Leiterplatine mit elektronischem Bauelement |
US20100084175A1 (en) | 2008-10-08 | 2010-04-08 | Ngk Spark Plug Co., Ltd. | Component built-in wiring substrate and manufacturing method thereof |
WO2010048654A1 (de) | 2008-10-30 | 2010-05-06 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines elektronischen bauteils in eine leiterplatte |
US20100170703A1 (en) | 2009-01-05 | 2010-07-08 | Imbera Electronics Oy | Rigid-flex module and manufacturing method |
WO2010085830A1 (de) | 2009-01-27 | 2010-08-05 | Dcc - Development Circuits & Components Gmbh | Verfahren zur herstellung einer mehrlagigen leiterplatte, haftverhinderungsmaterial sowie mehrlagige leiterplatte und verwendung eines derartigen verfahrens |
JP2010206124A (ja) | 2009-03-06 | 2010-09-16 | Sumitomo Bakelite Co Ltd | 多層回路基板の製造方法及び多層回路基板 |
US20100252303A1 (en) | 2009-04-02 | 2010-10-07 | Unimicron Technology Corp. | Circuit board and manufacturing method thereof |
US20100282498A1 (en) | 2009-05-06 | 2010-11-11 | Tezak Timothy L | Method for integration of circuit components into the build-up layers of a printed wiring board |
US7863735B1 (en) | 2009-08-07 | 2011-01-04 | Stats Chippac Ltd. | Integrated circuit packaging system with a tiered substrate package and method of manufacture thereof |
US7894203B2 (en) | 2003-02-26 | 2011-02-22 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US20110127675A1 (en) | 2009-12-01 | 2011-06-02 | Infineon Technologies Ag | Laminate electronic device |
US20110127076A1 (en) | 2009-12-01 | 2011-06-02 | Hong Won Kim | Electronic component-embedded printed circuit board and method of manufacturing the same |
US7977579B2 (en) | 2006-03-30 | 2011-07-12 | Stats Chippac Ltd. | Multiple flip-chip integrated circuit package system |
JP2011138873A (ja) | 2009-12-28 | 2011-07-14 | Cmk Corp | 部品内蔵型多層プリント配線板及びその製造方法 |
WO2011088489A1 (de) | 2010-01-20 | 2011-07-28 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur herstellung einer starr-flexiblen leiterplatte |
US20110183093A1 (en) | 2010-01-22 | 2011-07-28 | Nitto Denko Corporation | Pressure-sensitive adhesive sheet |
WO2011099820A2 (en) | 2010-02-12 | 2011-08-18 | Lg Innotek Co., Ltd. | Pcb with cavity and fabricating method thereof |
US20110203836A1 (en) | 2008-10-31 | 2011-08-25 | Taiyo Yuden Co., Ltd. | Printed wiring board and method for manufacturing same |
US20110212274A1 (en) | 2010-02-26 | 2011-09-01 | Tokyo Electron Limited | Hybrid in-situ dry cleaning of oxidized surface layers |
EP2119327B1 (de) | 2007-02-16 | 2011-10-26 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum entfernen eines teilbereichs einer flächigen materialschicht |
US20110259630A1 (en) | 2010-04-26 | 2011-10-27 | Samsung Electro-Mechanics Co., Ltd. | Electronic Component-Embedded Printed Circuit Board and Method Of Manufacturing The Same |
US20110284267A1 (en) | 2010-05-19 | 2011-11-24 | Unimicron Technology Corp. | Circuit board and manufacturing method thereof |
US20110290546A1 (en) * | 2010-05-28 | 2011-12-01 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having electronic component and method for manufacturing thereof |
US20110304998A1 (en) | 2010-06-11 | 2011-12-15 | Global Unichip Corp. | Package Substrate |
US20110317381A1 (en) | 2010-06-29 | 2011-12-29 | Samsung Electronics Co., Ltd. | Embedded chip-on-chip package and package-on-package comprising same |
WO2012016258A2 (de) | 2010-08-04 | 2012-02-09 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Kleber zur festlegung und/oder einbettung eines elektronischen bauteils sowie verfahren und verwendung |
JP2012044102A (ja) | 2010-08-23 | 2012-03-01 | Hitachi Cable Ltd | 発光装置及びその製造方法並びに配線基板 |
DE102010042567B3 (de) | 2010-10-18 | 2012-03-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zum Herstellen eines Chip-Package und Chip-Package |
GB2485087A (en) | 2006-08-30 | 2012-05-02 | Denso Corp | Power electronic package |
WO2012065202A1 (de) | 2010-11-19 | 2012-05-24 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum festlegen eines bauteils in bzw. an einer leiterplatte sowie leiterplatte |
US20120181074A1 (en) | 2011-01-13 | 2012-07-19 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
WO2012100274A1 (de) * | 2011-01-26 | 2012-08-02 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines elektronischen bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
JP2012151359A (ja) | 2011-01-20 | 2012-08-09 | Dainippon Printing Co Ltd | キャパシタ内蔵配線板、キャパシタ内蔵配線板の製造方法、キャパシタ |
US20120247819A1 (en) | 2011-03-31 | 2012-10-04 | Tdk Corporation | Electronic component-embeded board and method for manufacturing the same |
US8354743B2 (en) | 2010-01-27 | 2013-01-15 | Honeywell International Inc. | Multi-tiered integrated circuit package |
US8381394B2 (en) | 2004-11-19 | 2013-02-26 | Oki Semiconductor Co., Ltd. | Circuit board with embedded component and method of manufacturing same |
WO2013029074A1 (de) | 2011-08-31 | 2013-03-07 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
WO2013029073A1 (de) | 2011-08-31 | 2013-03-07 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
US8400776B2 (en) | 2006-07-28 | 2013-03-19 | Dai Nippon Printing Co., Ltd. | Multilayered printed wiring board |
KR101253514B1 (ko) | 2011-10-27 | 2013-04-11 | 아페리오(주) | 열팽창수축률 차이로 인한 기판 휨 문제 해결방법 및 이를 적용한 전자부품 내장형 인쇄회로기판 |
US20130146991A1 (en) | 2011-12-08 | 2013-06-13 | Infineon Technologies Ag | Device Including Two Power Semiconductor Chips and Manufacturing Thereof |
US20130153269A1 (en) | 2011-12-14 | 2013-06-20 | Michimasa Takahashi | Wiring board and method for manufacturing the same |
CN203072246U (zh) | 2012-12-31 | 2013-07-17 | 奥特斯(中国)有限公司 | 用于生产印制电路板的半成品 |
US20130256884A1 (en) * | 2012-03-27 | 2013-10-03 | Intel Mobile Communications GmbH | Grid fan-out wafer level package and methods of manufacturing a grid fan-out wafer level package |
AT13434U1 (de) | 2012-02-21 | 2013-12-15 | Austria Tech & System Tech | Verfahren zur Herstellung einer Leiterplatte und Verwendung eines derartigen Verfahrens |
WO2014131071A2 (en) | 2013-02-27 | 2014-09-04 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-finished product for the production of a printed circuit board and method for producing the same |
US20140254119A1 (en) | 2013-03-08 | 2014-09-11 | Samsung Display Co., Ltd. | Anisotropic conductive film, display device, and manufacturing method of display device |
WO2014197917A1 (de) | 2013-06-11 | 2014-12-18 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Leistungsmodul |
US8914974B2 (en) | 2008-10-30 | 2014-12-23 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
WO2015077808A1 (de) | 2013-11-27 | 2015-06-04 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Leiterplattenstruktur |
US20150157862A1 (en) | 2013-12-06 | 2015-06-11 | Second Sight Medical Products, Inc. | Cortical Implant System for Brain Stimulation and Recording |
WO2015085342A1 (de) | 2013-12-12 | 2015-06-18 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum einbetten einer komponente in eine leiterplatte |
US20150189763A1 (en) | 2012-07-02 | 2015-07-02 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Embedding at Least One Component in a Printed Circuit Board |
WO2015113088A1 (de) | 2014-01-29 | 2015-08-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur herstellung einer leiterplatte |
WO2015127489A1 (de) | 2014-02-27 | 2015-09-03 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum kontaktieren eines in eine leiterplatte eingebetteten bauelements sowie leiterplatte |
US20150334841A1 (en) | 2012-12-24 | 2015-11-19 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Printed Circuit Board |
US20150342062A1 (en) | 2012-12-20 | 2015-11-26 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-Finished Product for the Production of a Printed Circuit Board, Method for Producing a Printed Circuit Board and Printed Circuit Board |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001053447A (ja) * | 1999-08-05 | 2001-02-23 | Iwaki Denshi Kk | 部品内蔵型多層配線基板およびその製造方法 |
US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
US6154366A (en) * | 1999-11-23 | 2000-11-28 | Intel Corporation | Structures and processes for fabricating moisture resistant chip-on-flex packages |
JP5296636B2 (ja) * | 2009-08-21 | 2013-09-25 | 新光電気工業株式会社 | 半導体パッケージの製造方法 |
-
2014
- 2014-02-27 AT ATA50152/2014A patent/AT515447B1/de active
-
2015
- 2015-02-26 WO PCT/AT2015/050052 patent/WO2015127489A1/de active Application Filing
- 2015-02-26 CN CN201580023025.6A patent/CN106256019A/zh active Pending
- 2015-02-26 EP EP15716392.4A patent/EP3111734B1/de active Active
- 2015-02-26 US US15/122,114 patent/US10187997B2/en active Active
Patent Citations (152)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0195935A2 (de) | 1985-03-27 | 1986-10-01 | PPC Electronic AG | Verfahren zur Herstellung einer starre und flexible Partien aufweisenden Leiterplatte für gedruckte elektrische Schaltungen |
EP0275433A1 (de) | 1986-12-22 | 1988-07-27 | Siemens Aktiengesellschaft | Verfahren zur Befestigung von elektronischen Bauelementen auf einem Substrat, Folie zur Durchführung des Verfahrens und Verfahren zur Herstellung der Folie |
US4931134A (en) | 1989-08-15 | 1990-06-05 | Parlex Corporation | Method of using laser routing to form a rigid/flex circuit board |
US5206188A (en) | 1990-01-31 | 1993-04-27 | Ibiden Co., Ltd. | Method of manufacturing a high lead count circuit board |
US5241456A (en) | 1990-07-02 | 1993-08-31 | General Electric Company | Compact high density interconnect structure |
US5730635A (en) * | 1993-11-09 | 1998-03-24 | U.S. Philips Corporation | Method of providing a pattern of apertures and/or cavities in a plate of non-metallic material |
US5645673A (en) | 1995-06-02 | 1997-07-08 | International Business Machines Corporation | Lamination process for producing non-planar substrates |
US6324067B1 (en) * | 1995-11-16 | 2001-11-27 | Matsushita Electric Industrial Co., Ltd. | Printed wiring board and assembly of the same |
US6005289A (en) | 1996-03-28 | 1999-12-21 | Mitsubishi Denki Kabushiki Kaisha | Package for semiconductor device laminated printed circuit boards |
DE19642488A1 (de) | 1996-10-15 | 1998-04-16 | Bernd Klose | Verfahren zur Kontaktierung von Mikrochips und zur Herstellung von Mehrlagen-Dünnschichtleiterplatten, insbesondere für superflache Multichip-Modul- und Chipcard-Anwendungen |
WO1998020530A1 (en) | 1996-11-08 | 1998-05-14 | W.L. Gore & Associates, Inc. | Method to correct astigmatism of fourth yag to enable formation of sub 25 micron micro-vias using masking techniques |
JPH11150368A (ja) | 1997-11-19 | 1999-06-02 | Toshiba Chem Corp | フレックスリジッド配線板の製造方法 |
US6687985B2 (en) | 1998-02-16 | 2004-02-10 | Matsushita Electric Industrial Co., Ltd. | Method of Manufacturing a multi-layer circuit board |
US6120693A (en) | 1998-11-06 | 2000-09-19 | Alliedsignal Inc. | Method of manufacturing an interlayer via and a laminate precursor useful for same |
US6815046B2 (en) | 1999-03-03 | 2004-11-09 | Murata Manufacturing Co., Ltd. | Method of producing ceramic multilayer substrate |
US20020036100A1 (en) | 1999-08-26 | 2002-03-28 | Honeywell, Inc. | Microbeam assembly for integrated circuit interconnection to substrates |
US6442033B1 (en) | 1999-09-24 | 2002-08-27 | Virginia Tech Intellectual Properties, Inc. | Low-cost 3D flip-chip packaging technology for integrated power electronics modules |
DE20021698U1 (de) | 1999-11-16 | 2001-04-12 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V., 80636 München | Integration eines Chips innerhalb einer Leiterplatte und integrierte Schaltung |
US20040168825A1 (en) * | 2000-02-25 | 2004-09-02 | Hajime Sakamoto | Multilayer printed circuit board and multilayer printed circuit board manufacturing method |
US6674159B1 (en) | 2000-05-16 | 2004-01-06 | Sandia National Laboratories | Bi-level microelectronic device package with an integral window |
US6309912B1 (en) * | 2000-06-20 | 2001-10-30 | Motorola, Inc. | Method of interconnecting an embedded integrated circuit |
US6732428B1 (en) | 2000-08-10 | 2004-05-11 | Nortel Networks Limited | Method for increasing electronic component density on an electronic circuit board |
US6492726B1 (en) | 2000-09-22 | 2002-12-10 | Chartered Semiconductor Manufacturing Ltd. | Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection |
EP1225629A2 (de) | 2001-01-19 | 2002-07-24 | Matsushita Electric Industrial Co., Ltd. | Modul mit Einbaukomponente und seine Herstellungsmethode |
FR2822338A1 (fr) | 2001-03-14 | 2002-09-20 | Sagem | Procede pour connecter electriquement des plots de contact d'un composant microelectronique directement a des pistes de circuits imprimes, et plaque a circuits imprimes ainsi constituee |
US20040170766A1 (en) | 2001-05-10 | 2004-09-02 | Hiroaki Inoue | Electroless plating method and device, and substrate processing method and apparatus |
JP2003031914A (ja) | 2001-07-18 | 2003-01-31 | Hitachi Aic Inc | プリント配線板およびその製造方法 |
US20030090883A1 (en) | 2001-10-18 | 2003-05-15 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method for producing the same |
EP1304742A2 (de) | 2001-10-18 | 2003-04-23 | Matsushita Electric Industrial Co., Ltd. | Modul mit eingebauten Komponenten und seine Herstellung |
JP2003198133A (ja) | 2001-12-26 | 2003-07-11 | Sharp Corp | フレキシブルビルドアップ配線板の製造方法 |
WO2003092344A1 (en) | 2002-04-24 | 2003-11-06 | Ube Industries, Ltd. | Production of via hole in flexible circuit printable board |
JP2004031682A (ja) | 2002-06-26 | 2004-01-29 | Sony Corp | プリント配線基板の製造方法 |
DE20221189U1 (de) | 2002-09-19 | 2005-05-19 | Ruwel Ag | Leiterplatte mit mindestens einem starren Bereich und mindestens einem flexiblen Bereich |
EP1424731A2 (de) | 2002-11-26 | 2004-06-02 | Shinko Electric Industries Co., Ltd. | Elektronikteilverpackungsstruktur und ihre Herstellungsmethode |
US20040114652A1 (en) | 2002-12-16 | 2004-06-17 | Fuji Xerox Co., Ltd. | Method of forming conductive pattern such as electrode, surface emitting semiconductor laser using this method and manufacturing method for the same |
US7154760B2 (en) | 2002-12-27 | 2006-12-26 | Renesas Technology Corp. | Power amplifier module |
US7894203B2 (en) | 2003-02-26 | 2011-02-22 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US20040233650A1 (en) | 2003-05-19 | 2004-11-25 | Fuji Photo Film Co., Ltd. | Multilayer wiring board, method of mounting components, and image pick-up device |
WO2005020651A1 (en) | 2003-08-26 | 2005-03-03 | Imbera Electronics Oy | Method for manufacturing an electronic module, and an electronic module |
US20050103522A1 (en) | 2003-11-13 | 2005-05-19 | Grundy Kevin P. | Stair step printed circuit board structures for high speed signal transmissions |
US20050189640A1 (en) | 2003-11-13 | 2005-09-01 | Grundy Kevin P. | Interconnect system without through-holes |
US20050190537A1 (en) | 2004-02-27 | 2005-09-01 | Eurotech Spa | Multilayer expansion card for electronic apparatus and relative production method |
US20050233122A1 (en) | 2004-04-19 | 2005-10-20 | Mikio Nishimura | Manufacturing method of laminated substrate, and manufacturing apparatus of semiconductor device for module and laminated substrate for use therein |
JP2005333109A (ja) | 2004-04-19 | 2005-12-02 | Matsushita Electric Ind Co Ltd | 積層基板の製造方法とこれに用いる製造設備 |
CN100525591C (zh) | 2004-04-19 | 2009-08-05 | 松下电器产业株式会社 | 叠层基板制造方法及其制造装置 |
WO2005104636A1 (en) | 2004-04-27 | 2005-11-03 | Imbera Electronics Oy | Electronics module and method for manufacturing the same |
US20080192450A1 (en) | 2004-04-27 | 2008-08-14 | Imbera Electronics Oy | Electronics Module and Method for Manufacturing the Same |
US20060008970A1 (en) | 2004-07-08 | 2006-01-12 | International Business Machines Corporation | Optimized plating process for multilayer printed circuit boards having edge connectors |
WO2006013230A2 (en) | 2004-08-05 | 2006-02-09 | Imbera Electronics Oy | Manufacture of a layer including a component |
US20060049530A1 (en) | 2004-09-09 | 2006-03-09 | Phoenix Precision Technology Corporation | Method of embedding semiconductor chip in support plate and embedded structure thereof |
US20060101638A1 (en) | 2004-11-18 | 2006-05-18 | International Business Machines Corporation | Method and structure for creating printed circuit boards with stepped thickness |
US8381394B2 (en) | 2004-11-19 | 2013-02-26 | Oki Semiconductor Co., Ltd. | Circuit board with embedded component and method of manufacturing same |
US20060120056A1 (en) * | 2004-12-06 | 2006-06-08 | Alps Electric Co., Ltd. | Circuit component module, electronic circuit device, and method for manufacturing the circuit component module |
US20060193108A1 (en) | 2005-02-28 | 2006-08-31 | Sanyo Electric Co., Ltd. | Circuit device and manufacturing method thereof |
US20080192443A1 (en) | 2005-03-10 | 2008-08-14 | Kyocera Corporation | Electronic Component Module and Method for Manufacturing the Same |
US20060222285A1 (en) | 2005-04-04 | 2006-10-05 | Matsushita Electric Industrial Co., Ltd. | Optical device cavity structure, optical device, and method for manufacturing an optical device cavity structure |
WO2006134217A1 (en) | 2005-06-16 | 2006-12-21 | Imbera Electronics Oy | Method for manufacturing a circuit board structure, and a circuit board structure |
JP2007189006A (ja) | 2006-01-12 | 2007-07-26 | Hitachi Aic Inc | プリント配線板及びそれを使用したled装置 |
WO2007087660A1 (de) | 2006-02-02 | 2007-08-09 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Leiterplattenelement mit wenigstens einem eingebetteten bauelement sowie verfahren zum einbetten zumindest eines bauelements in einem leiterplattenelement |
DE102006009723A1 (de) | 2006-03-02 | 2007-09-06 | Siemens Ag | Verfahren zum Herstellen und planaren Kontaktieren einer elektronischen Vorrichtung und entsprechend hergestellte Vorrichtung |
US8642465B2 (en) * | 2006-03-02 | 2014-02-04 | Siemens Aktiengesellschaft | Method for manufacturing and making planar contact with an electronic apparatus, and correspondingly manufactured apparatus |
US7977579B2 (en) | 2006-03-30 | 2011-07-12 | Stats Chippac Ltd. | Multiple flip-chip integrated circuit package system |
JP2007318090A (ja) | 2006-04-25 | 2007-12-06 | Ngk Spark Plug Co Ltd | 配線基板の製造方法 |
US8400776B2 (en) | 2006-07-28 | 2013-03-19 | Dai Nippon Printing Co., Ltd. | Multilayered printed wiring board |
GB2485087A (en) | 2006-08-30 | 2012-05-02 | Denso Corp | Power electronic package |
US20080067666A1 (en) | 2006-09-19 | 2008-03-20 | Phoenix Precision Technology Corporation | Circuit board structure with embedded semiconductor chip and method for fabricating the same |
US20080283491A1 (en) | 2006-12-06 | 2008-11-20 | Kunio Arai | Fabrication method of printed circuit board and printed circuit board machining apparatus |
EP2119327B1 (de) | 2007-02-16 | 2011-10-26 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum entfernen eines teilbereichs einer flächigen materialschicht |
WO2008098271A1 (de) | 2007-02-16 | 2008-08-21 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Haftverhinderungsmaterial, verfahren zum entfernen eines teilbereichs einer flächigen materialschicht sowie mehrlagige struktur und verwendung hierfür |
WO2008104324A1 (de) | 2007-02-26 | 2008-09-04 | Würth Elektronik GmbH & Co. KG | Verfahren zum einbinden von chips in kavitäten von leiterplatten |
US20080264687A1 (en) | 2007-04-27 | 2008-10-30 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and manufacturing method thereof |
US20080296056A1 (en) | 2007-05-31 | 2008-12-04 | Victor Company Of Japan, Ltd. | Printed circuit board, production method therefor, electronic-component carrier board using printed circuit board, and production method therefor |
DE102008025223A1 (de) | 2007-06-13 | 2008-12-18 | Infineon Technologies Ag | Eingebetteter Chipbaustein |
US20090014749A1 (en) | 2007-07-12 | 2009-01-15 | Sharp Kabushiki Kaisha | Chip-type led and method of manufacturing the same |
US20090026168A1 (en) | 2007-07-26 | 2009-01-29 | Tzong-Woei Tsai | Method for manufacturing a rigid-flex circuit board |
US20090194318A1 (en) * | 2008-02-04 | 2009-08-06 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
US20090205859A1 (en) | 2008-02-14 | 2009-08-20 | Ibiden Co., Ltd. | Method of manufacturing printed wiring board with built-in electronic component |
US20090241333A1 (en) | 2008-03-28 | 2009-10-01 | Fukui Precision Component (Shenzhen) Co., Ltd. | Method for manufacturing printed circuit board having different thicknesses in different areas |
US20090277673A1 (en) | 2008-05-09 | 2009-11-12 | Samsung Electro-Mechanics Co., Ltd. | PCB having electronic components embedded therein and method of manufacturing the same |
WO2009143550A1 (de) | 2008-05-30 | 2009-12-03 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration wenigstens eines elektronischen bauteils in eine leiterplatte sowie leiterplatte |
US8789271B2 (en) | 2008-05-30 | 2014-07-29 | AT & S Austria Technologies & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
US20090293271A1 (en) | 2008-06-02 | 2009-12-03 | Ibiden Co., Ltd. | Printed wiring board with built-in electronic component and manufacturing method thereof |
DE102008040906A1 (de) | 2008-07-31 | 2010-02-04 | Robert Bosch Gmbh | Leiterplatine mit elektronischem Bauelement |
US20100084175A1 (en) | 2008-10-08 | 2010-04-08 | Ngk Spark Plug Co., Ltd. | Component built-in wiring substrate and manufacturing method thereof |
WO2010048654A1 (de) | 2008-10-30 | 2010-05-06 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines elektronischen bauteils in eine leiterplatte |
US20110198018A1 (en) | 2008-10-30 | 2011-08-18 | Wolfgang Schrittwieser | Method for integrating an electronic component into a printed circuit board |
US8914974B2 (en) | 2008-10-30 | 2014-12-23 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
US20110203836A1 (en) | 2008-10-31 | 2011-08-25 | Taiyo Yuden Co., Ltd. | Printed wiring board and method for manufacturing same |
US20100170703A1 (en) | 2009-01-05 | 2010-07-08 | Imbera Electronics Oy | Rigid-flex module and manufacturing method |
WO2010085830A1 (de) | 2009-01-27 | 2010-08-05 | Dcc - Development Circuits & Components Gmbh | Verfahren zur herstellung einer mehrlagigen leiterplatte, haftverhinderungsmaterial sowie mehrlagige leiterplatte und verwendung eines derartigen verfahrens |
US20110272177A1 (en) | 2009-01-27 | 2011-11-10 | Weichslberger Guenther | Method for producing a multilayer printed circuit board, adhesion prevention material and multilayer printed circuit board and use of such a method |
CN102293070A (zh) | 2009-01-27 | 2011-12-21 | Dcc-发展电路及元件有限公司 | 生产多层印制电路板的方法、防粘材料以及多层印制电路板和该方法的用途 |
JP2010206124A (ja) | 2009-03-06 | 2010-09-16 | Sumitomo Bakelite Co Ltd | 多層回路基板の製造方法及び多層回路基板 |
US20100252303A1 (en) | 2009-04-02 | 2010-10-07 | Unimicron Technology Corp. | Circuit board and manufacturing method thereof |
US20100282498A1 (en) | 2009-05-06 | 2010-11-11 | Tezak Timothy L | Method for integration of circuit components into the build-up layers of a printed wiring board |
US7863735B1 (en) | 2009-08-07 | 2011-01-04 | Stats Chippac Ltd. | Integrated circuit packaging system with a tiered substrate package and method of manufacture thereof |
US20110127675A1 (en) | 2009-12-01 | 2011-06-02 | Infineon Technologies Ag | Laminate electronic device |
US20110127076A1 (en) | 2009-12-01 | 2011-06-02 | Hong Won Kim | Electronic component-embedded printed circuit board and method of manufacturing the same |
JP2011138873A (ja) | 2009-12-28 | 2011-07-14 | Cmk Corp | 部品内蔵型多層プリント配線板及びその製造方法 |
WO2011088489A1 (de) | 2010-01-20 | 2011-07-28 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur herstellung einer starr-flexiblen leiterplatte |
US20110183093A1 (en) | 2010-01-22 | 2011-07-28 | Nitto Denko Corporation | Pressure-sensitive adhesive sheet |
US8354743B2 (en) | 2010-01-27 | 2013-01-15 | Honeywell International Inc. | Multi-tiered integrated circuit package |
WO2011099820A2 (en) | 2010-02-12 | 2011-08-18 | Lg Innotek Co., Ltd. | Pcb with cavity and fabricating method thereof |
US20110212274A1 (en) | 2010-02-26 | 2011-09-01 | Tokyo Electron Limited | Hybrid in-situ dry cleaning of oxidized surface layers |
US20110259630A1 (en) | 2010-04-26 | 2011-10-27 | Samsung Electro-Mechanics Co., Ltd. | Electronic Component-Embedded Printed Circuit Board and Method Of Manufacturing The Same |
US20110284267A1 (en) | 2010-05-19 | 2011-11-24 | Unimicron Technology Corp. | Circuit board and manufacturing method thereof |
US20110290546A1 (en) * | 2010-05-28 | 2011-12-01 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having electronic component and method for manufacturing thereof |
US20110304998A1 (en) | 2010-06-11 | 2011-12-15 | Global Unichip Corp. | Package Substrate |
US20110317381A1 (en) | 2010-06-29 | 2011-12-29 | Samsung Electronics Co., Ltd. | Embedded chip-on-chip package and package-on-package comprising same |
WO2012016258A2 (de) | 2010-08-04 | 2012-02-09 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Kleber zur festlegung und/oder einbettung eines elektronischen bauteils sowie verfahren und verwendung |
JP2012044102A (ja) | 2010-08-23 | 2012-03-01 | Hitachi Cable Ltd | 発光装置及びその製造方法並びに配線基板 |
US8563358B2 (en) * | 2010-10-18 | 2013-10-22 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Method of producing a chip package, and chip package |
US20120091594A1 (en) * | 2010-10-18 | 2012-04-19 | Christof Landesberger | Method of Producing a Chip Package, and Chip Package |
DE102010042567B3 (de) | 2010-10-18 | 2012-03-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zum Herstellen eines Chip-Package und Chip-Package |
WO2012065202A1 (de) | 2010-11-19 | 2012-05-24 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum festlegen eines bauteils in bzw. an einer leiterplatte sowie leiterplatte |
US20120181074A1 (en) | 2011-01-13 | 2012-07-19 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
JP2012151359A (ja) | 2011-01-20 | 2012-08-09 | Dainippon Printing Co Ltd | キャパシタ内蔵配線板、キャパシタ内蔵配線板の製造方法、キャパシタ |
WO2012100274A1 (de) * | 2011-01-26 | 2012-08-02 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines elektronischen bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
US20140000941A1 (en) | 2011-01-26 | 2014-01-02 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board or a printed circuit board intermediate product, and printed circuit board or printed circuit board intermediate product |
US20120247819A1 (en) | 2011-03-31 | 2012-10-04 | Tdk Corporation | Electronic component-embeded board and method for manufacturing the same |
WO2013029074A1 (de) | 2011-08-31 | 2013-03-07 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
WO2013029073A1 (de) | 2011-08-31 | 2013-03-07 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur integration eines bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
KR101253514B1 (ko) | 2011-10-27 | 2013-04-11 | 아페리오(주) | 열팽창수축률 차이로 인한 기판 휨 문제 해결방법 및 이를 적용한 전자부품 내장형 인쇄회로기판 |
US20130146991A1 (en) | 2011-12-08 | 2013-06-13 | Infineon Technologies Ag | Device Including Two Power Semiconductor Chips and Manufacturing Thereof |
US20130153269A1 (en) | 2011-12-14 | 2013-06-20 | Michimasa Takahashi | Wiring board and method for manufacturing the same |
AT13434U1 (de) | 2012-02-21 | 2013-12-15 | Austria Tech & System Tech | Verfahren zur Herstellung einer Leiterplatte und Verwendung eines derartigen Verfahrens |
US20150007934A1 (en) | 2012-02-21 | 2015-01-08 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Producing a Circuit Board and Use of Such a Method |
US9648758B2 (en) | 2012-02-21 | 2017-05-09 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for producing a circuit board and use of such a method |
US20130256884A1 (en) * | 2012-03-27 | 2013-10-03 | Intel Mobile Communications GmbH | Grid fan-out wafer level package and methods of manufacturing a grid fan-out wafer level package |
US20150189763A1 (en) | 2012-07-02 | 2015-07-02 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Embedding at Least One Component in a Printed Circuit Board |
US20150342062A1 (en) | 2012-12-20 | 2015-11-26 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-Finished Product for the Production of a Printed Circuit Board, Method for Producing a Printed Circuit Board and Printed Circuit Board |
US9763337B2 (en) | 2012-12-20 | 2017-09-12 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-finished product for the production of a printed circuit board, method for producing a printed circuit board and printed circuit board |
US20150334841A1 (en) | 2012-12-24 | 2015-11-19 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Printed Circuit Board |
CN203072246U (zh) | 2012-12-31 | 2013-07-17 | 奥特斯(中国)有限公司 | 用于生产印制电路板的半成品 |
US9820381B2 (en) | 2012-12-31 | 2017-11-14 | AT&S Austria Technologie Systemtechnik Aktiengesellschaft | Semi-finished product for the production of a printed circuit board and method for producing the same |
US20150334833A1 (en) | 2012-12-31 | 2015-11-19 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-Finished Product for the Production of a Printed Circuit Board and Method for Producing the Same |
WO2014131071A2 (en) | 2013-02-27 | 2014-09-04 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-finished product for the production of a printed circuit board and method for producing the same |
US20160021763A1 (en) | 2013-02-27 | 2016-01-21 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-finished Product for the Production of a Printed Circuit Board and Method for Producing the Same |
US9781845B2 (en) | 2013-02-27 | 2017-10-03 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Semi-finished product for the production of a printed circuit board and method for producing the same |
US20140254119A1 (en) | 2013-03-08 | 2014-09-11 | Samsung Display Co., Ltd. | Anisotropic conductive film, display device, and manufacturing method of display device |
US20160133558A1 (en) | 2013-06-11 | 2016-05-12 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Power Module |
US9418930B2 (en) | 2013-06-11 | 2016-08-16 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Power module |
WO2014197917A1 (de) | 2013-06-11 | 2014-12-18 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Leistungsmodul |
WO2015077808A1 (de) | 2013-11-27 | 2015-06-04 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Leiterplattenstruktur |
US20170164481A1 (en) | 2013-11-27 | 2017-06-08 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Circuit Board Structure |
US20150157862A1 (en) | 2013-12-06 | 2015-06-11 | Second Sight Medical Products, Inc. | Cortical Implant System for Brain Stimulation and Recording |
US20160324004A1 (en) | 2013-12-12 | 2016-11-03 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Embedding a Component in a Printed Circuit Board |
WO2015085342A1 (de) | 2013-12-12 | 2015-06-18 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum einbetten einer komponente in eine leiterplatte |
US20160353566A1 (en) | 2014-01-29 | 2016-12-01 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Producing a Circuit Board |
US9713248B2 (en) | 2014-01-29 | 2017-07-18 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for producing a circuit board |
WO2015113088A1 (de) | 2014-01-29 | 2015-08-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zur herstellung einer leiterplatte |
WO2015127489A1 (de) | 2014-02-27 | 2015-09-03 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Verfahren zum kontaktieren eines in eine leiterplatte eingebetteten bauelements sowie leiterplatte |
Non-Patent Citations (37)
Title |
---|
Austrian Search Report for Application No. A 740/2012, Filing Date Jul. 7, 2012, Search Completed May 3, 2013, 2 pgs. |
B.C. CHARBONEAU ; FEI WANG ; J.D. VAN WYK ; D. BOROYEVICH ; ZHENXIAN LIANG ; E.P. SCOTT ; C.W. TIPTON: "Double-Sided Liquid Cooling for Power Semiconductor Devices Using Embedded Power Packaging", IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS., IEEE SERVICE CENTER, PISCATAWAY, NJ., US, vol. 44, no. 5, 1 September 2008 (2008-09-01), US, pages 1645 - 1655, XP011446042, ISSN: 0093-9994, DOI: 10.1109/TIA.2008.2002270 |
Charboneau, B C et al., "Double-Sided Liquid Cooling for Power Semiconductor Devices Using Embedded Power Packaging", IEEE Transactions on Industry Applications, IEEE Service Center, vol. 44, No. 5, Sep. 1, 2008, pp. 1645-1655, XP011446042, ISSN: 0093-994, DOI: 10.1109/TIA.2008.2002270. |
International Preliminary Report on Patentability for International Application No. PCT/AT2013/000029, Report issued Aug. 26, 2014, dated Sep. 4, 2014, 13 Pgs. |
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050128, Report completed Sep. 16, 2014, 11 Pgs. |
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050249, Report dated Jun. 30, 2015, dated Jul. 9, 2015, 6 Pgs. |
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050260, Report dated Mar. 27, 2015, dated Mar. 27, 2015, 8 Pgs. |
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050262, Report dated Mar. 11, 2015, dated Mar. 11, 2015, 14 Pgs. |
International Preliminary Report on Patentability for International Application No. PCT/AT2014/050239, Report dated Mar. 1, 2016, dated Jun. 1, 2016, 9 Pgs. |
International Preliminary Report on Patentability for International Application PCT/AT2014/050044, Report Completed Jun. 23, 2015, dated Jun. 23, 2015, 18 Pgs. |
International Preliminary Report on Patentability for International Application PCT/AT2014/050113, Report dated Aug. 28, 2015, dated Aug. 28, 2015, 8 Pgs. |
International Preliminary Report on Patentability for International Application PCT/AT2014/050300, Report dated Oct. 10, 2015, dated Mar. 23, 2016, 9 Pgs. |
International Preliminary Report on Patentability for International Application PCT/AT2015/050019, Report dated Aug. 2, 2016, dated Aug. 11, 2016, 8 Pgs. |
International Preliminary Report on Patentability for International Application PCT/AT2015/050052, Report dated Jun. 6, 2016, dated Dec. 23, 2015, 11 Pgs. |
International Search Report and Written Opinion for International Application No. PCT/AT2013/050262, Search completed Mar. 18, 2014, dated Mar. 27, 2014, 9 Pgs. |
International Search Report and Written Opinion for International Application No. PCT/AT2014/050044, Search completed May 9, 2014, dated May 20, 2014, 9 Pgs. |
International Search Report and Written Opinion for International Application No. PCT/AT2014/050239, Search completed Feb. 2, 2015, dated Feb. 9, 2015, 8 Pgs. |
International Search Report and Written Opinion for International Application No. PCT/AT2015/0050052, Search completed May 26, 2015, dated Jun. 2, 2015, 4 Pgs. |
International Search Report and Written Opinion for International Application No. PCT/AT2015/050019, Search completed Apr. 23, 2015, dated May 27, 2015, 9 Pgs. |
International Search Report for International Application No. PCT/AT2013/050128, International Filing Date Jun. 25, 2013, Search Completed Oct. 23, 2013, dated Nov. 26, 2013, 6 pgs. |
International Search Report for International Application No. PCT/AT2013/050249, Search completed Apr. 1, 2014, dated Sep. 4, 2014, 4 Pgs. |
International Search Report for International Application No. PCT/AT2013/050260, Search completed Apr. 29, 2014, dated May 13, 2014, 4 Pgs. |
International Search Report for International Application No. PCT/AT2014/050300, Search completed Mar. 13, 2015, dated Mar. 23, 2015, 3 Pgs. |
International Search Report for International Application PCT/AT2013/000029, completed May 31, 2013, dated Jun. 7, 2013, 6 pgs. |
International Search Report for International Application PCT/AT2014/050113, Report completed Aug. 22, 2014, dated Aug. 28, 2014, 3 Pgs. |
JIAN YIN: "High Temperature SiC Embedded Chip Module (ECM) with Double-sided Metallization Structure", VIRGINIA TECH, 3 January 2006 (2006-01-03), XP055135318, Retrieved from the Internet <URL:http://hdl.handle.net/10919/30076> |
Jian, Yin, "High Temperature SiC Embedded Chip Module (ECM) with Double-sided Metallization Structure", Jan. 3, 2006, XP055135318, Gefunden im Internet: URL:http://hdl.handle.net/ 10919/30076. |
Mital et al., "Thermal Design Methodology for an Embedded Power Electronic Module Using Double-Sided Microchannel Cooling", Journal of Electric Packaging, ASME International, US, vol. 130, No. 3, Sep. 1, 2008, XP008171354, DOI: 10.1115/1.2957320, Retrieved on Jul. 29, 2008. |
MITAL, M., SCOTT, E.P.: "Thermal Design Methodology for an Embedded Power Electronic Module Using Double-Sided Microchannel Cooling", JOURNAL OF ELECTRONIC PACKAGING, ASME INTERNATIONAL, US, vol. 130, no. 3, 1 September 2008 (2008-09-01), US, pages 031003 - 031003-11, XP008171354, ISSN: 1043-7398, DOI: 10.1115/1.2957320 |
Pang, Y et al., "Assessment of Some Integrated Cooling Mechanisms for an Active Integrated Power Electronics Module", Journal of Electronic Packaging, ASME International, US, vol. 129, No. 1, Mar. 1, 2007, pp. 1-8, XP008171355, ISSN: 1 043-7398, DOI: 1 0.1115/1.2429703. |
Written Opinion for International Application No. PCT/AT2013/050128, Search Completed Oct. 23, 2013, dated Nov. 26, 2013, 5 pgs. |
Written Opinion for International Application No. PCT/AT2013/050249, Search completed Apr. 1, 2014, dated Sep. 4, 2014, 5 Pgs. |
Written Opinion for International Application No. PCT/AT2013/050260, Search completed Apr. 29, 2014, dated May 13, 2014, 4 Pgs. |
Written Opinion for International Application No. PCT/AT2014/050300, Search completed Mar. 13, 2015, dated Mar. 23, 2015, 7 Pgs. |
Written Opinion for International Application PCT/AT2013/000029, completed May 31, 2013, dated Jun. 7, 2013, 5 pgs. |
Written Opinion for International Application PCT/AT2014/050113, Report completed Aug. 22, 2014, dated Aug. 28, 2014, 6 Pgs. |
Y. PANG, E. SCOTT, J. D. VAN WYK AND Z. LIANG: "Assessment of Some Integrated Cooling Mechanisms for an Active Integrated Power Electronics Module", JOURNAL OF ELECTRONIC PACKAGING, ASME INTERNATIONAL, US, vol. 129, no. 1, 1 March 2007 (2007-03-01), US, pages 1 - 8, XP008171355, ISSN: 1043-7398, DOI: 10.1115/1.2429703 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11172576B2 (en) | 2013-11-27 | 2021-11-09 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for producing a printed circuit board structure |
US20190082543A1 (en) * | 2014-02-27 | 2019-03-14 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for Making Contact with a Component Embedded in a Printed Circuit Board |
US11523520B2 (en) * | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
AT515447B1 (de) | 2019-10-15 |
CN106256019A (zh) | 2016-12-21 |
EP3111734B1 (de) | 2018-01-24 |
EP3111734A1 (de) | 2017-01-04 |
US20170048984A1 (en) | 2017-02-16 |
AT515447A1 (de) | 2015-09-15 |
WO2015127489A1 (de) | 2015-09-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10187997B2 (en) | Method for making contact with a component embedded in a printed circuit board | |
US20230189448A1 (en) | Method for Making Contact with a Component Embedded in a Printed Circuit Board | |
US9565774B2 (en) | Embedded trace substrate and method of forming the same | |
TWI552654B (zh) | A method for manufacturing a cavity substrate | |
US20080047135A1 (en) | Rigid flex printed circuit board | |
JP2009044175A (ja) | 電子部品の製造方法および親基板 | |
CN107393899B (zh) | 芯片封装基板 | |
KR100990588B1 (ko) | 랜드리스 비아를 갖는 인쇄회로기판 및 그 제조방법 | |
JP5302920B2 (ja) | 多層配線基板の製造方法 | |
US20170251552A1 (en) | Package substrate and manufacturing method thereof | |
TWI586237B (zh) | 線路板及其製作方法 | |
TWI387423B (zh) | 印刷電路板及其製造方法 | |
US20170111999A1 (en) | Method of fabricating cavity printed circuit board | |
CN109788664B (zh) | 一种线路基板及其制作方法 | |
KR100693146B1 (ko) | 다층 인쇄회로기판의 제조방법 | |
US20140091472A1 (en) | Semiconductor device and manufacturing method of the same | |
JP5302927B2 (ja) | 多層配線基板の製造方法 | |
KR101009157B1 (ko) | 회로형성용 캐리어 부재 및 이를 이용한 인쇄회로기판의 제조방법 | |
KR101580472B1 (ko) | 회로기판 제조방법 | |
TW201635876A (zh) | 線路板及其製作方法 | |
TWI558284B (zh) | 電路板元件與其製造方法 | |
KR102054198B1 (ko) | 배선 기판의 제조 방법 | |
TWI505759B (zh) | 印刷電路板及其製造方法 | |
US10477678B1 (en) | Substrate structure and manufacturing method thereof | |
CN107734879A (zh) | 线路板的制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AT&S AUSTRIA TECHNOLOGIE & SYSTEMTECHNIK AKTIENGES Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WEIDINGER, GERALD;ZLUC, ANDREAS;REEL/FRAME:039589/0843 Effective date: 20160819 |
|
AS | Assignment |
Owner name: AT&S AUSTRIA TECHNOLOGIE & SYSTEMTECHNIK AKTIENGES Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STAHR, JOHANNES;REEL/FRAME:042990/0622 Effective date: 20170628 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |