UA27693C2 - Інтегральна схема на комплементарних моп-транзисторах - Google Patents
Інтегральна схема на комплементарних моп-транзисторахInfo
- Publication number
- UA27693C2 UA27693C2 UA4831588A UA4831588A UA27693C2 UA 27693 C2 UA27693 C2 UA 27693C2 UA 4831588 A UA4831588 A UA 4831588A UA 4831588 A UA4831588 A UA 4831588A UA 27693 C2 UA27693 C2 UA 27693C2
- Authority
- UA
- Ukraine
- Prior art keywords
- mos transistors
- circuit based
- integral circuit
- complemantary
- gate array
- Prior art date
Links
- 230000000295 complement effect Effects 0.000 abstract 1
- 238000012856 packing Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
- Logic Circuits (AREA)
Abstract
Метою винаходу є створення пристрою типу матриці логічних елементів, що характеризується конфігурацією, при якій досягається висока щільність розміщення і вища гнучкість, особливо відносно ширини каналів транзисторів, без істотного збільшення площі. Винахід відноситься до інтегральної схеми на комплементарних МОП-транзисторах типу матриці логічних елементів, що містить напівпровідникову підпложку.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8902629A NL8902629A (nl) | 1989-10-24 | 1989-10-24 | Geintegreerde cmos-schakeling. |
Publications (1)
Publication Number | Publication Date |
---|---|
UA27693C2 true UA27693C2 (uk) | 2000-10-16 |
Family
ID=19855506
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
UA4831588A UA27693C2 (uk) | 1989-10-24 | 1990-10-22 | Інтегральна схема на комплементарних моп-транзисторах |
Country Status (8)
Country | Link |
---|---|
EP (1) | EP0425032B1 (uk) |
JP (1) | JP3060235B2 (uk) |
KR (1) | KR0185976B1 (uk) |
AT (1) | ATE147543T1 (uk) |
DE (1) | DE69029642T2 (uk) |
NL (1) | NL8902629A (uk) |
RU (1) | RU2025829C1 (uk) |
UA (1) | UA27693C2 (uk) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5391943A (en) * | 1994-01-10 | 1995-02-21 | Mahant-Shetti; Shivaling S. | Gate array cell with predefined connection patterns |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60130140A (ja) * | 1983-12-17 | 1985-07-11 | Toshiba Corp | 半導体集積回路装置 |
JPH0695570B2 (ja) * | 1985-02-07 | 1994-11-24 | 三菱電機株式会社 | 半導体集積回路装置 |
-
1989
- 1989-10-24 NL NL8902629A patent/NL8902629A/nl not_active Application Discontinuation
-
1990
- 1990-10-19 EP EP90202798A patent/EP0425032B1/en not_active Expired - Lifetime
- 1990-10-19 DE DE69029642T patent/DE69029642T2/de not_active Expired - Fee Related
- 1990-10-19 AT AT90202798T patent/ATE147543T1/de not_active IP Right Cessation
- 1990-10-22 KR KR1019900016859A patent/KR0185976B1/ko not_active IP Right Cessation
- 1990-10-22 JP JP2284126A patent/JP3060235B2/ja not_active Expired - Fee Related
- 1990-10-22 UA UA4831588A patent/UA27693C2/uk unknown
- 1990-10-22 RU SU4831588/25A patent/RU2025829C1/ru not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0425032B1 (en) | 1997-01-08 |
KR0185976B1 (en) | 1999-04-15 |
ATE147543T1 (de) | 1997-01-15 |
DE69029642T2 (de) | 1997-07-10 |
JPH03152970A (ja) | 1991-06-28 |
JP3060235B2 (ja) | 2000-07-10 |
KR910008818A (ko) | 1991-05-31 |
RU2025829C1 (ru) | 1994-12-30 |
DE69029642D1 (de) | 1997-02-20 |
EP0425032A1 (en) | 1991-05-02 |
NL8902629A (nl) | 1991-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0209805A3 (en) | Semiconductor device having bipolar transistor and insulated gate field effect transistor | |
GB9313843D0 (en) | A semiconductor device comprising an insulated gate field effect transistor | |
JPS5413779A (en) | Semiconductor integrated circuit device | |
DE69324871D1 (de) | Hochspannungs-MIS-Feldeffektransistor und integrierte Halbleiterschaltung | |
HUT68222A (en) | Semiconductor device with mos transistor provided with an extended drain region for high voltages | |
FI860222A (fi) | Puolijohdekomponentti sisältäen korkeajännite-MOS kanavatransistoreita ja matalajännite-MOS kanavatransistoreita | |
GB1357515A (en) | Method for manufacturing an mos integrated circuit | |
DE69228278D1 (de) | MOS-Feldeffekttransistor | |
DE3689445D1 (de) | Schutzschaltung für einen Bipolartransistor mit isoliertem Gate. | |
TW247368B (en) | Current regulating semiconductor integrate circuit device and fabrication method of the same | |
DE69231115D1 (de) | Feldeffekttransistor und diesen Transistor enthaltende Hochfrequenzschaltungen | |
EP0431290A3 (en) | Mos switching circuit having gate enhanced lateral bipolar transistor | |
KR910016147A (ko) | 반도체 집적회로 장치 | |
DE3479547D1 (en) | Bipolar transistor mos transistor hybrid semiconductor integrated circuit device | |
EP0247660A3 (en) | Semiconductor device comprising a bipolar transistor and field-effect transistors | |
EP0523967A3 (en) | Transistor arrangement for forming basic cell of master-slice type semiconductor integrated circuit device and master-slice type semiconductor integrated circuit device | |
KR890007435A (ko) | 쇼트키이(Schottky)게이트 전계효과트랜지스터 | |
UA27693C2 (uk) | Інтегральна схема на комплементарних моп-транзисторах | |
EP0237933A3 (en) | Semiconductor device having darlington-connected transistor circuit | |
DE68925092D1 (de) | MOS-Feldeffekttransistor | |
JPS52117586A (en) | Semiconductor device | |
DE69033265D1 (de) | Integrierte Halbleiterschaltung mit P- und N-Kanal-MOS-Transistoren | |
JPS5215274A (en) | Semiconductor device | |
EP0545484A3 (en) | Manufacturing process for insulated gate field effect transistors (igfet) with low short circuit density between gate and source and devices obtained thereby | |
EP0421446A3 (en) | Semiconductor device wherein n-channel mosfet, p-channel mosfet and nonvolatile memory cell are formed in one chip |