ATE147543T1 - Integrierte cmos-schaltung - Google Patents

Integrierte cmos-schaltung

Info

Publication number
ATE147543T1
ATE147543T1 AT90202798T AT90202798T ATE147543T1 AT E147543 T1 ATE147543 T1 AT E147543T1 AT 90202798 T AT90202798 T AT 90202798T AT 90202798 T AT90202798 T AT 90202798T AT E147543 T1 ATE147543 T1 AT E147543T1
Authority
AT
Austria
Prior art keywords
transistors
subrows
narrow
cmos circuit
subrow
Prior art date
Application number
AT90202798T
Other languages
English (en)
Inventor
Hendrikus Josephius Veendrick
Den Elshout Andreas Antoni Van
Dirk Willem Harberts
Original Assignee
Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics Nv filed Critical Philips Electronics Nv
Application granted granted Critical
Publication of ATE147543T1 publication Critical patent/ATE147543T1/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118Masterslice integrated circuits
    • H01L27/11803Masterslice integrated circuits using field effect technology
    • H01L27/11807CMOS gate arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Logic Circuits (AREA)
AT90202798T 1989-10-24 1990-10-19 Integrierte cmos-schaltung ATE147543T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL8902629A NL8902629A (nl) 1989-10-24 1989-10-24 Geintegreerde cmos-schakeling.

Publications (1)

Publication Number Publication Date
ATE147543T1 true ATE147543T1 (de) 1997-01-15

Family

ID=19855506

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90202798T ATE147543T1 (de) 1989-10-24 1990-10-19 Integrierte cmos-schaltung

Country Status (8)

Country Link
EP (1) EP0425032B1 (de)
JP (1) JP3060235B2 (de)
KR (1) KR0185976B1 (de)
AT (1) ATE147543T1 (de)
DE (1) DE69029642T2 (de)
NL (1) NL8902629A (de)
RU (1) RU2025829C1 (de)
UA (1) UA27693C2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391943A (en) * 1994-01-10 1995-02-21 Mahant-Shetti; Shivaling S. Gate array cell with predefined connection patterns

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60130140A (ja) * 1983-12-17 1985-07-11 Toshiba Corp 半導体集積回路装置
JPH0695570B2 (ja) * 1985-02-07 1994-11-24 三菱電機株式会社 半導体集積回路装置

Also Published As

Publication number Publication date
EP0425032B1 (de) 1997-01-08
KR0185976B1 (en) 1999-04-15
UA27693C2 (uk) 2000-10-16
DE69029642T2 (de) 1997-07-10
JPH03152970A (ja) 1991-06-28
JP3060235B2 (ja) 2000-07-10
KR910008818A (ko) 1991-05-31
RU2025829C1 (ru) 1994-12-30
DE69029642D1 (de) 1997-02-20
EP0425032A1 (de) 1991-05-02
NL8902629A (nl) 1991-05-16

Similar Documents

Publication Publication Date Title
FR2571178B1 (fr) Structure de circuit integre comportant des transistors cmos a tenue en tension elevee, et son procede de fabrication
DE3585669D1 (de) Verbesserte programmierbare logische netzvorrichtung mit verwendung der cmos-eprom-floating-gate-technologie.
DE69131399D1 (de) Basiszelle für bicmos-gatterfeld
DE3382717D1 (de) Torschaltung mit Feldeffekt- und Bipolartransistoren.
KR850002670A (ko) 마스터 슬라이스 반도체 장치
KR850000797A (ko) 마스터슬라이스형 반도체 장치
DE3576612D1 (de) Halbleiteranordnung mit mos-transistoren.
IT1137495B (it) Complesso circuitale utilizzante la logica ad emettitori accoppiati e la logica integrata ad iniezione
FR2578125B1 (fr) Bascule bistable statique en technologie cmos
KR860003712A (ko) 논리게이트 회로
ATE73580T1 (de) Gate array anordnung in cmos-technik.
ATE147543T1 (de) Integrierte cmos-schaltung
KR900000915A (ko) 불휘발성 반도체 메모리
KR940010175A (ko) 개선된 배치 패턴을 갖는 반도체 회로
JPS6467795A (en) Reading amplifier
KR910020896A (ko) 반도체집적회로
DE3583674D1 (de) Programmierbare logische anordnung mit verhaeltnislosen feldeffekttransistoren.
FI861408A0 (fi) I cmos-teknik utfoert element.
KR900015465A (ko) Cmos 전압레벨 시프팅 및 함수회로
JPS564932A (en) Tristate circuit
KR870002660A (ko) 게이트 어레이 lsi용 지연회로
ES2088032T3 (es) Conjunto incorporado de camaras de mezcla para instalaciones de la tecnologia de los fluidos.
JPS5749253A (en) Semiconductor integrated circuit
ATE208952T1 (de) Speicherzellenanordnung aus matrixförmig angeordneten speicherzellen
JPS5441027A (en) Memory output circuit

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee