TW371794B - A highly integrated semiconductor wiring structure and a method for manufacturing the same - Google Patents

A highly integrated semiconductor wiring structure and a method for manufacturing the same

Info

Publication number
TW371794B
TW371794B TW083106202A TW83106202A TW371794B TW 371794 B TW371794 B TW 371794B TW 083106202 A TW083106202 A TW 083106202A TW 83106202 A TW83106202 A TW 83106202A TW 371794 B TW371794 B TW 371794B
Authority
TW
Taiwan
Prior art keywords
manufacturing
highly integrated
integrated semiconductor
same
wiring structure
Prior art date
Application number
TW083106202A
Other languages
English (en)
Inventor
Sang-Pil Sim
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW371794B publication Critical patent/TW371794B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • H01L23/5283Cross-sectional geometry
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
TW083106202A 1993-07-27 1994-07-07 A highly integrated semiconductor wiring structure and a method for manufacturing the same TW371794B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930014293A KR970004922B1 (ko) 1993-07-27 1993-07-27 고집적 반도체 배선구조 및 그 제조방법

Publications (1)

Publication Number Publication Date
TW371794B true TW371794B (en) 1999-10-11

Family

ID=19360118

Family Applications (1)

Application Number Title Priority Date Filing Date
TW083106202A TW371794B (en) 1993-07-27 1994-07-07 A highly integrated semiconductor wiring structure and a method for manufacturing the same

Country Status (7)

Country Link
US (2) US5567989A (zh)
JP (1) JP4171076B2 (zh)
KR (1) KR970004922B1 (zh)
CN (1) CN1050448C (zh)
DE (1) DE4426311B4 (zh)
GB (1) GB2280545B (zh)
TW (1) TW371794B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI722418B (zh) * 2019-04-19 2021-03-21 華邦電子股份有限公司 半導體結構及其製造方法
US11211386B2 (en) 2019-05-13 2021-12-28 Winbond Electronics Corp. Semiconductor structure and manufacturing method thereof

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5662770A (en) 1993-04-16 1997-09-02 Micron Technology, Inc. Method and apparatus for improving etch uniformity in remote source plasma reactors with powered wafer chucks
JP3277103B2 (ja) * 1995-09-18 2002-04-22 株式会社東芝 半導体装置及びその製造方法
KR0161438B1 (ko) * 1995-09-19 1999-02-01 김광호 미세 크기의 접촉창을 가지는 반도체 메모리 장치 및 그 제조 방법
JPH10209393A (ja) * 1997-01-22 1998-08-07 Mitsubishi Electric Corp 半導体装置及びその製造方法
US6221711B1 (en) 1998-05-11 2001-04-24 Micron Technology, Inc. Methods of electrically contacting to conductive plugs, methods of forming contact openings, and methods of forming dynamic random access memory circuitry
US6410453B1 (en) 1999-09-02 2002-06-25 Micron Technology, Inc. Method of processing a substrate
KR100339683B1 (ko) 2000-02-03 2002-06-05 윤종용 반도체 집적회로의 자기정렬 콘택 구조체 형성방법
US6548347B2 (en) * 2001-04-12 2003-04-15 Micron Technology, Inc. Method of forming minimally spaced word lines
US7488345B2 (en) * 2002-06-07 2009-02-10 Endovascular Technologies, Inc. Endovascular graft with pressor and attachment methods
US7025778B2 (en) * 2002-06-07 2006-04-11 Endovascular Technologies, Inc. Endovascular graft with pressure, temperature, flow and voltage sensors
US7261733B1 (en) * 2002-06-07 2007-08-28 Endovascular Technologies, Inc. Endovascular graft with sensors design and attachment methods
JP5064651B2 (ja) * 2003-11-14 2012-10-31 ラピスセミコンダクタ株式会社 半導体記憶装置
US7918800B1 (en) * 2004-10-08 2011-04-05 Endovascular Technologies, Inc. Aneurysm sensing devices and delivery systems
US7709390B2 (en) * 2007-05-31 2010-05-04 Micron Technology, Inc. Methods of isolating array features during pitch doubling processes and semiconductor device structures having isolated array features
US10037941B2 (en) * 2014-12-12 2018-07-31 Qualcomm Incorporated Integrated device package comprising photo sensitive fill between a substrate and a die

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7608901A (nl) * 1976-08-11 1978-02-14 Philips Nv Werkwijze ter vervaardiging van een halfge- leiderinrichting en halfgeleiderinrichting vervaardigd door middel van een dergelijke werkwijze.
JPS5858741A (ja) * 1981-10-05 1983-04-07 Nec Corp 集積回路装置
JPS58201344A (ja) * 1982-05-19 1983-11-24 Toshiba Corp 半導体装置
JPS60176251A (ja) * 1984-02-23 1985-09-10 Nec Corp 半導体装置
JPS61230359A (ja) * 1985-04-05 1986-10-14 Nec Ic Microcomput Syst Ltd 半導体記憶装置
JP2607504B2 (ja) * 1987-02-20 1997-05-07 株式会社東芝 不揮発性半導体メモリ
JPH0828472B2 (ja) * 1988-08-05 1996-03-21 松下電器産業株式会社 センスアンプ回路
JPH02137356A (ja) * 1988-11-18 1990-05-25 Nec Corp 半導体集積回路
JPH0379059A (ja) * 1989-08-22 1991-04-04 Hitachi Ltd 半導体集積回路装置およびその製造方法
DE4232621C1 (de) * 1992-09-29 1994-03-10 Siemens Ag Herstellverfahren für ein selbstjustiertes Kontaktloch und Halbleiterstruktur
JP3067420B2 (ja) * 1992-10-09 2000-07-17 ローム株式会社 不揮発性記憶装置およびその駆動方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI722418B (zh) * 2019-04-19 2021-03-21 華邦電子股份有限公司 半導體結構及其製造方法
US11211386B2 (en) 2019-05-13 2021-12-28 Winbond Electronics Corp. Semiconductor structure and manufacturing method thereof

Also Published As

Publication number Publication date
DE4426311B4 (de) 2004-08-12
KR950004532A (ko) 1995-02-18
GB2280545B (en) 1997-08-13
CN1050448C (zh) 2000-03-15
JPH0758219A (ja) 1995-03-03
GB2280545A (en) 1995-02-01
US5567989A (en) 1996-10-22
US5597763A (en) 1997-01-28
KR970004922B1 (ko) 1997-04-08
DE4426311A1 (de) 1995-02-02
CN1102506A (zh) 1995-05-10
GB9414996D0 (en) 1994-09-14
JP4171076B2 (ja) 2008-10-22

Similar Documents

Publication Publication Date Title
TW371794B (en) A highly integrated semiconductor wiring structure and a method for manufacturing the same
TW358992B (en) Semiconductor device and method of fabricating the same
KR960012585B1 (en) Transistor structure and the method for manufacturing the same
EP0772247A4 (en) LIGHT EMITTING SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING THE SAME
EP0269211A3 (en) Semiconductor device having a metallic layer
TW340243B (en) Manufacturing method of semiconductor elements
TW331034B (en) Flash EEPROM device and manufacturing method thereof
TW350989B (en) Process for forming a semiconductor device with an antireflective layer
EP1191600A3 (en) Insulated gate semiconductor device
TW339473B (en) Electronic package with multilevel connections
TW359008B (en) Double metal embedding
TW429599B (en) Method for forming inductors on the semiconductor substrate
EP0318954A3 (en) Semiconductor device having a composite insulating interlayer
EP0406025A3 (en) Method for fabricating a semiconductor device in which an insulating layer thereof has a uniform thickness
TW356597B (en) Semiconductor device and its method of fabrication the same
TW337607B (en) Process for forming a contact hole in an EEPROM with NOR construction
EP0810651A3 (en) Fabrication process for a connection between multilayer wirings in a semiconductor device
TW359005B (en) Method for manufacturing mixed circuit bi-gap wall structure
IE822570L (en) Semiconductor device and method of manufacturing the same
TW346666B (en) Process for producing dielectric layer in an integrated circuit
TW364192B (en) Semiconductor integrated circuit having efficient layout of wiring lines
TW370693B (en) Method for forming a contact to a substrate
TW350973B (en) Semiconductor and semiconductor layout
TW356586B (en) Semiconductor device having conductive layer and manufacturing method thereof
TW345720B (en) Self-aligned via structure and process for producing the same

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent