TW255086B - Shared-buffer memory asynchronous transfer mode exchange - Google Patents
Shared-buffer memory asynchronous transfer mode exchangeInfo
- Publication number
- TW255086B TW255086B TW84100108A TW84100108A TW255086B TW 255086 B TW255086 B TW 255086B TW 84100108 A TW84100108 A TW 84100108A TW 84100108 A TW84100108 A TW 84100108A TW 255086 B TW255086 B TW 255086B
- Authority
- TW
- Taiwan
- Prior art keywords
- packet
- queue
- buffer memory
- address
- shared
- Prior art date
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
A re-circulating queue manager of shared-buffer memory asynchronous transfer mode exchange includes: (1) one back-pressure interface which receives back-pressure signal from back stage and stores in register, supplying address generator check, and based on it to decide the pause of output port packet transmittance; When the buffer memory is full, the back-pressure interface send back-pressure signal to front stage; (2) one address generator consisting of a programmable logic array, a queue selector, a queue address pointer file, a state register file and a queue memory; The address generator arranges each input packet to its output queue based on the destination port address of each packet, and the packet reading out sequence of each output queue; The generated address is used to read or write the packet in the shared-buffer memory; And controlling the input interface and output interface based on system timing signal; (3) one timing generator which generates each kind of timing signals needed by system based on system timing and packet start signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW84100108A TW255086B (en) | 1995-01-09 | 1995-01-09 | Shared-buffer memory asynchronous transfer mode exchange |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW84100108A TW255086B (en) | 1995-01-09 | 1995-01-09 | Shared-buffer memory asynchronous transfer mode exchange |
Publications (1)
Publication Number | Publication Date |
---|---|
TW255086B true TW255086B (en) | 1995-08-21 |
Family
ID=51401585
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW84100108A TW255086B (en) | 1995-01-09 | 1995-01-09 | Shared-buffer memory asynchronous transfer mode exchange |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW255086B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6122279A (en) * | 1995-10-02 | 2000-09-19 | Virata Limited | Asynchronous transfer mode switch |
-
1995
- 1995-01-09 TW TW84100108A patent/TW255086B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6122279A (en) * | 1995-10-02 | 2000-09-19 | Virata Limited | Asynchronous transfer mode switch |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950004854B1 (en) | Semiconductor memory device | |
KR100694440B1 (en) | A semiconductor memory | |
US5956284A (en) | Method and apparatus for writing to memory components | |
JPS6462743A (en) | Memory access controller | |
SE9500289D0 (en) | data transmission system | |
JPH0244934A (en) | Multiplexer | |
TW255086B (en) | Shared-buffer memory asynchronous transfer mode exchange | |
AU600315B2 (en) | Time partitioned bus arrangement | |
EP0382342B1 (en) | Computer system DMA transfer | |
KR100266283B1 (en) | Pulse code modulation multi-connection and switching device thereof | |
KR950009237B1 (en) | Method of data processing of synchronous semiconductor memory device | |
KR100205589B1 (en) | Memory accessing circuit for time-switch | |
KR100219188B1 (en) | Dram control circuit | |
KR970029094A (en) | Processor Data Processing Circuit of System Controller | |
SU1319077A1 (en) | Storage | |
SU1714612A1 (en) | Data exchange device | |
KR950020736A (en) | Semiconductor memory | |
KR950009405A (en) | External data input device using serial communication | |
JPH0250721A (en) | Double buffer circuit | |
KR970019223A (en) | Data transmission method and circuit of blocks with different clock cycles | |
KR970007666A (en) | System control signal transmission circuit | |
KR960027878A (en) | Transmission buffer erase circuit of SSCOP sublayer | |
KR970049590A (en) | Memory read and write control device | |
TW287254B (en) | Memory look-up method and device | |
KR950020700A (en) | FIFO Circuit Using Normal Memory |