KR950009405A - External data input device using serial communication - Google Patents

External data input device using serial communication Download PDF

Info

Publication number
KR950009405A
KR950009405A KR1019930018983A KR930018983A KR950009405A KR 950009405 A KR950009405 A KR 950009405A KR 1019930018983 A KR1019930018983 A KR 1019930018983A KR 930018983 A KR930018983 A KR 930018983A KR 950009405 A KR950009405 A KR 950009405A
Authority
KR
South Korea
Prior art keywords
data
serial
port
microprocessor
serial communication
Prior art date
Application number
KR1019930018983A
Other languages
Korean (ko)
Other versions
KR950012069B1 (en
Inventor
권태상
Original Assignee
이희종
금성산전 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이희종, 금성산전 주식회사 filed Critical 이희종
Priority to KR1019930018983A priority Critical patent/KR950012069B1/en
Publication of KR950009405A publication Critical patent/KR950009405A/en
Application granted granted Critical
Publication of KR950012069B1 publication Critical patent/KR950012069B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)

Abstract

본 발명은 직렬장치를 이용한 외부데이타 입력장치에 관한 것으로, 마이크로프로세서의 포트로 읽는 방법은 입력데이타가 많은 경우 포트가 많이 필요하며, 어드레스로 지정하여 읽는 경우 각 버퍼마다 데이타버스 및 데이타입력포트나 데이타 선택포트등이 연결되어 많은 데이타를 읽은 경우 데이타버스선이 복잡하게 되고 메모리영역도 낭비하게 되는 문제점이 있었다.The present invention relates to an external data input device using a serial device, and the method of reading from a microprocessor port requires a large number of ports when input data is large, and when reading by address, each buffer has a data bus and a data input port or When the data selection port is connected and a lot of data is read, the data bus line becomes complicated and the memory area is wasted.

따라서 종래의 문제점을 해결하기 본 발명은 마이크로프로세서에 내장된 직렬통신장치를 이용함으로써 포트(PORT) 및 어드레스버퍼등을 사용하지 않고 외부데이타를 읽어들일 수 있도록 하였다.Therefore, the present invention solves the conventional problem by using a serial communication device built in the microprocessor to read the external data without using the port (PORT) and the address buffer.

Description

직렬통신을 이용한 외부데이타 입력장치External data input device using serial communication

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제4도는 본 발명 직렬통신을 이용한 외부데이타 입력장치 구성도,4 is a block diagram of an external data input device using the serial communication of the present invention,

제5도는 제1도에 있어서, 각 부의 신호파형도.5 is a signal waveform diagram of each part in FIG.

Claims (1)

직렬통신장치를 내장하여 외부로부터 직렬데이타를 읽어와 저장 처리하는 마이크로프로세서(11)와, 이 마이크로프로세서(11)의 시리얼클럭(SCK)에 따라 패러렐데이타를 시프트시켜 시리얼데이타로 내보내는 시프트 레지스터(12)(13)와, 상기 마이크로프로세서(11)의 제어신호에 따라 상기 시리얼데이타를 공급 또는 차단하는 3상태버퍼(14)와, 외부통신데이타와 상기 3상태버퍼(14)를 통한 시리얼데이타를 선택하여 읽을 수 있도록 한 앤드게이트(15)로 구성된 직렬통신장치를 이용한 외부데이타 입력장치.A microprocessor (11) having a built-in serial communication device to read and store serial data from the outside, and a shift register (12) for shifting parallel data to serial data according to the serial clock (SCK) of the microprocessor (11). 13, a three-state buffer 14 for supplying or cutting off the serial data according to the control signal of the microprocessor 11, and external communication data and serial data through the three-state buffer 14 are selected. External data input device using a serial communication device composed of an end gate (15) to be read. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930018983A 1993-09-18 1993-09-18 External data inputting apparatus using serial telecommunication KR950012069B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930018983A KR950012069B1 (en) 1993-09-18 1993-09-18 External data inputting apparatus using serial telecommunication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930018983A KR950012069B1 (en) 1993-09-18 1993-09-18 External data inputting apparatus using serial telecommunication

Publications (2)

Publication Number Publication Date
KR950009405A true KR950009405A (en) 1995-04-21
KR950012069B1 KR950012069B1 (en) 1995-10-13

Family

ID=19363984

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930018983A KR950012069B1 (en) 1993-09-18 1993-09-18 External data inputting apparatus using serial telecommunication

Country Status (1)

Country Link
KR (1) KR950012069B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7359376B1 (en) * 2000-11-20 2008-04-15 Thomson Licensing Serial compressed bus interface having a reduced pin count

Also Published As

Publication number Publication date
KR950012069B1 (en) 1995-10-13

Similar Documents

Publication Publication Date Title
KR960019715A (en) Semiconductor device
KR900008516A (en) Buffer storage
KR890013648A (en) Semiconductor memory device having internal write signal generation function
KR910001777A (en) Speed memory line memory
KR900015008A (en) Data processor
KR850007154A (en) LSI memory circuit
KR860009422A (en) Memory circuit
KR870003431A (en) Data processing device
KR960042730A (en) Semiconductor storage device
KR920010650A (en) Programmable integrated circuits
KR900005328A (en) MEMORY CARD
EP0043416A2 (en) Storage addressing control apparatus
KR950009405A (en) External data input device using serial communication
KR910014954A (en) Multiport Memory Circuit Tester
JPS5927624A (en) Integrated circuit possible for logical change
KR100475093B1 (en) Integrated circuit device with two write ports or more and system thereof
KR860009421A (en) Memory circuit with logic function
SU1564633A1 (en) Device for addressing immediate-access memory
SU781974A1 (en) Storage
KR960025080A (en) Serial interface I / O device with first in, first out
KR970022776A (en) Memory access device and method
SU1405047A1 (en) Computation device
KR950009237B1 (en) Method of data processing of synchronous semiconductor memory device
KR950010847B1 (en) Read/write circuit for multiple control register
KR960042328A (en) Digital output control circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20000925

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee