SE9700272D0 - Automatic frequency control oscillation circuit - Google Patents

Automatic frequency control oscillation circuit

Info

Publication number
SE9700272D0
SE9700272D0 SE9700272A SE9700272A SE9700272D0 SE 9700272 D0 SE9700272 D0 SE 9700272D0 SE 9700272 A SE9700272 A SE 9700272A SE 9700272 A SE9700272 A SE 9700272A SE 9700272 D0 SE9700272 D0 SE 9700272D0
Authority
SE
Sweden
Prior art keywords
signal
phase difference
generates
oscillation circuit
frequency control
Prior art date
Application number
SE9700272A
Other languages
English (en)
Other versions
SE9700272L (sv
SE519266C2 (sv
Inventor
Shigeru Otsuka
Kanada Nakayasu
Original Assignee
Nec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corp filed Critical Nec Corp
Publication of SE9700272D0 publication Critical patent/SE9700272D0/sv
Publication of SE9700272L publication Critical patent/SE9700272L/sv
Publication of SE519266C2 publication Critical patent/SE519266C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J1/00—Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general
    • H03J1/0008—Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general using a central processing unit, e.g. a microprocessor
    • H03J1/0041—Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general using a central processing unit, e.g. a microprocessor for frequency synthesis with counters or frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
    • H03J7/02—Automatic frequency control
    • H03J7/026—Means preventing a wrong working of the automatic frequency correction in case of fading or bad signal/noise ratio
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
SE9700272A 1996-02-06 1997-01-30 Oscillationskrets med automatisk frekvensreglering SE519266C2 (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8019809A JP2919335B2 (ja) 1996-02-06 1996-02-06 Ａｆｃ型発振回路

Publications (3)

Publication Number Publication Date
SE9700272D0 true SE9700272D0 (sv) 1997-01-30
SE9700272L SE9700272L (sv) 1997-08-07
SE519266C2 SE519266C2 (sv) 2003-02-04

Family

ID=12009669

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9700272A SE519266C2 (sv) 1996-02-06 1997-01-30 Oscillationskrets med automatisk frekvensreglering

Country Status (3)

Country Link
US (1) US5818302A (sv)
JP (1) JP2919335B2 (sv)
SE (1) SE519266C2 (sv)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE59712313D1 (de) * 1996-03-02 2005-06-23 Philips Intellectual Property Erzeugung eines frequenzsteuersignals in einem fsk-empfänger
US6345079B1 (en) * 1997-10-29 2002-02-05 Victor Company Of Japan, Ltd. Clock signal generation apparatus
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
JP4112882B2 (ja) * 2001-07-19 2008-07-02 株式会社日立メディコ 生体光計測装置
US6747521B1 (en) * 2002-07-26 2004-06-08 Zeevo, Inc. Analog memory cell in a low power oscillator
JP4624796B2 (ja) * 2002-11-21 2011-02-02 ソニー エリクソン モバイル コミュニケーションズ， エービー 発振周波数の制御
ATE317180T1 (de) * 2002-11-21 2006-02-15 Oszillatorfrequenzsteuerung
KR100524745B1 (ko) * 2003-02-25 2005-11-01 엘지전자 주식회사 주파수 위상 동기 장치 및 방법
US6924678B2 (en) * 2003-10-21 2005-08-02 Altera Corporation Programmable phase-locked loop circuitry for programmable logic device
US8259876B2 (en) * 2008-03-21 2012-09-04 Skyworks Solutions, Inc. System and method for tuning a radio receiver
JP4900360B2 (ja) * 2008-10-17 2012-03-21 ソニー株式会社 受信装置、移動角度推定方法、プログラム、および無線通信システム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5813627A (ja) * 1981-06-16 1983-01-26 モンサント・カンパニ− 酸ハライド官能性物質およびアシルラクタム官能性物質
US4884040A (en) * 1988-09-26 1989-11-28 Rca Licensing Corporation Sampled data phase locking system
DE4303356A1 (de) * 1993-02-05 1994-08-11 Philips Patentverwaltung Digitale Phasenregelschleife
GB2293062B (en) * 1994-09-09 1996-12-04 Toshiba Kk Master-slave multiplex communication system and PLL circuit applied to the system

Also Published As

Publication number Publication date
SE9700272L (sv) 1997-08-07
US5818302A (en) 1998-10-06
JPH09214327A (ja) 1997-08-15
JP2919335B2 (ja) 1999-07-12
SE519266C2 (sv) 2003-02-04

Similar Documents

Publication Publication Date Title
KR910017776A (ko) 위상동기회로
EP0347737A3 (en) Synchronisation method for a clock generator, especially of a clock generator of a digital telephone exchange
TW341006B (en) PLL circuit and its automatic adjusting circuit
SE9700272D0 (sv) Automatic frequency control oscillation circuit
SE8804461D0 (sv) Clock holdover circuit
CA2041867A1 (en) Current averaging data separator
KR100305493B1 (ko) 클럭발생회로및클럭발생방법
TW200518468A (en) Low-jitter charge-pump phase-locked loop
KR970072708A (ko) Pll 회로
AU1094199A (en) Phase-locked loop and method for automatically locking to a variable input frequency
GB9217818D0 (en) Power saving frequency synthesizer with fast pull-in feature
EP0980163A3 (en) Clock regenerator
KR960000809B1 (ko) Pll 합성회로
EP0328378A3 (en) Dual-tracking phase-locked loop
EP0766404A3 (en) Clock generator utilizing phase locked loop circuit
AU7566901A (en) Linear dead-band-free digital phase detection
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
DE60102238D1 (de) Phasenverriegelungsschaltung
EP0206247A3 (en) Pll frequency synthesizer
KR100511892B1 (ko) 디엘엘장치
KR0139827B1 (ko) 개선된 위상고정루프회로를 구비한 클럭발생회로
KR950030484A (ko) 피드 포워드(Feed Forward) 제어형 위상 동기 회로
DE60112499D1 (de) Synthetisierer mit gebrochenem Teilverhältnis und Kompensation des Phasenjitters
KR850002364A (ko) 주파수 제어장치
JP3237637B2 (ja) クロック同期回路

Legal Events

Date Code Title Description
NUG Patent has lapsed