NO994201L - Krets for frekvenssyntese - Google Patents
Krets for frekvenssynteseInfo
- Publication number
- NO994201L NO994201L NO994201A NO994201A NO994201L NO 994201 L NO994201 L NO 994201L NO 994201 A NO994201 A NO 994201A NO 994201 A NO994201 A NO 994201A NO 994201 L NO994201 L NO 994201L
- Authority
- NO
- Norway
- Prior art keywords
- delay
- multiplexer
- clock cycle
- phase
- output
- Prior art date
Links
- 230000015572 biosynthetic process Effects 0.000 title 1
- 238000003786 synthesis reaction Methods 0.000 title 1
- 239000003990 capacitor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B28/00—Generation of oscillations by methods not covered by groups H03B5/00 - H03B27/00, including modification of the waveform to produce sinusoidal oscillations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Abstract
En direkte digital frekvenssyntheziser inneholdende en mo-duloakkumulator (17, 117) som adresserer en multiplekser (33, 133). Multiplekseren mottar en serie forsinkelses-signaler generert av digitale kretser (41-45, 141-153). Forsinkelsessignalene etablerer fasen til en referanse-oscillator (37, 137). Antallet enheter forsinkelse er tilstrekkelig til å oppløse forventet skjelving (jitter). Akkumulatoren er en digital teller som øker med bare ett enkelt tall for hver telling, slik som en Gray-kodeteller. I en utførelse genereres forsinkelsessignalene av en lad-ningspumpe (3, figur 5) som føder individuelle logiske kretser (41, figur 3-4) som driver integrerte kondensato-rer i en sløyfe. Tilbakekobling til ladningspumpen etablerer at den totale forsinkelse vil dele ned en enkelt klokkesyklus av referanseklokken. I en andre utførelse vil en enkelt skifter eller flere skiftere (151, 153), med utgang i fasereverserende forhold (45), dele ned en enkelt klokkesyklus. En klokkemultiplikator (141) og deler (147) brukes til å sikre synkroniseringen av hver klokkesyklus med det totale antall enheter med forsinkelse. Utgangen (33, 155) av multiplekseren (33, 133) er referanseoscil-latorsignalet, justert av faseforsinkelsen, som danner en syntetisert utgangsfrekvens.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/010,434 US5977805A (en) | 1998-01-21 | 1998-01-21 | Frequency synthesis circuit tuned by digital words |
PCT/US1999/000873 WO1999038252A1 (en) | 1998-01-21 | 1999-01-14 | Frequency synthesis circuit tuned by digital words |
Publications (2)
Publication Number | Publication Date |
---|---|
NO994201D0 NO994201D0 (no) | 1999-08-30 |
NO994201L true NO994201L (no) | 1999-11-22 |
Family
ID=21745751
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO994201A NO994201L (no) | 1998-01-21 | 1999-08-30 | Krets for frekvenssyntese |
Country Status (12)
Country | Link |
---|---|
US (1) | US5977805A (no) |
EP (1) | EP0988691B1 (no) |
JP (1) | JP2001515695A (no) |
KR (1) | KR20010005533A (no) |
CN (1) | CN1127200C (no) |
CA (1) | CA2284842A1 (no) |
DE (1) | DE69926320T2 (no) |
HK (1) | HK1025685A1 (no) |
MY (1) | MY114617A (no) |
NO (1) | NO994201L (no) |
TW (1) | TW510084B (no) |
WO (1) | WO1999038252A1 (no) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6400735B1 (en) * | 1998-06-22 | 2002-06-04 | Xilinx, Inc. | Glitchless delay line using gray code multiplexer |
US6483886B1 (en) * | 1999-01-08 | 2002-11-19 | Altera Corporation | Phase-locked loop circuitry for programmable logic devices |
US7302429B1 (en) * | 1999-04-11 | 2007-11-27 | William Paul Wanker | Customizable electronic commerce comparison system and method |
US8126779B2 (en) * | 1999-04-11 | 2012-02-28 | William Paul Wanker | Machine implemented methods of ranking merchants |
US6356132B1 (en) * | 2000-01-31 | 2002-03-12 | Agere Systems Guardian Corp. | Programmable delay cell |
US6822488B1 (en) * | 2000-07-31 | 2004-11-23 | Skyworks Solutions, Inc. | Frequency synthesizer |
US6510191B2 (en) * | 2001-02-09 | 2003-01-21 | Motorola, Inc. | Direct digital synthesizer based on delay line with sorted taps |
WO2003005588A1 (en) * | 2001-07-06 | 2003-01-16 | Telefonaktiebolaget L.M. Ericsson | Fractional frequency divider |
US6621314B2 (en) * | 2001-09-25 | 2003-09-16 | Intel Corporation | Delay locked loop |
US6891420B2 (en) * | 2001-12-21 | 2005-05-10 | Motorola, Inc. | Method and apparatus for digital frequency synthesis |
US7202870B2 (en) * | 2002-04-01 | 2007-04-10 | Mstar Semiconductor, Inc. | Display controller provided with dynamic output clock |
CN1705890A (zh) * | 2002-05-17 | 2005-12-07 | 绿光电力技术公司 | 用于指示燃料电池和燃料电池部件中的一种故障状态的方法和装置 |
US7302237B2 (en) * | 2002-07-23 | 2007-11-27 | Mercury Computer Systems, Inc. | Wideband signal generators, measurement devices, methods of signal generation, and methods of signal analysis |
US20050013396A1 (en) * | 2003-07-15 | 2005-01-20 | Adtran, Inc. | Digital clock recovery circuit employing fixed clock oscillator driving fractional delay line |
EP1728139A2 (en) * | 2004-03-04 | 2006-12-06 | Koninklijke Philips Electronics N.V. | Programmable clock generation |
US7620133B2 (en) * | 2004-11-08 | 2009-11-17 | Motorola, Inc. | Method and apparatus for a digital-to-phase converter |
CA2586046A1 (en) * | 2004-11-29 | 2006-06-01 | Hydrogenics Corporation | Systems and methods for detecting and indicating fault conditions in electrochemical cells |
CN100392976C (zh) * | 2005-01-11 | 2008-06-04 | 中国科学院半导体研究所 | 用于直接数字频率合成的高阶∑△噪声整形内插器 |
US7102403B2 (en) * | 2005-02-03 | 2006-09-05 | Mediatek Incorporation | Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof |
US7190201B2 (en) * | 2005-02-03 | 2007-03-13 | Mosaid Technologies, Inc. | Method and apparatus for initializing a delay locked loop |
US7164297B2 (en) * | 2005-03-31 | 2007-01-16 | Freescale Semiconductor, Inc. | Multiple reference clock synthesizer |
KR100666492B1 (ko) * | 2005-08-11 | 2007-01-09 | 삼성전자주식회사 | 타이밍 생성기 및 그 동작 방법 |
WO2007109744A2 (en) * | 2006-03-21 | 2007-09-27 | Multigig Inc. | Dual pll loop for phase noise filtering |
US7433262B2 (en) * | 2006-08-22 | 2008-10-07 | Atmel Corporation | Circuits to delay a signal from DDR-SDRAM memory device including an automatic phase error correction |
US7539078B2 (en) * | 2006-08-22 | 2009-05-26 | Atmel Corporation | Circuits to delay a signal from a memory device |
US7642831B2 (en) * | 2007-07-23 | 2010-01-05 | Altera Corporation | Phase shift circuit with lower intrinsic delay |
US8046621B2 (en) * | 2007-09-24 | 2011-10-25 | Broadcom Corporation | Method and system for generation of signals up to extremely high frequencies using a delay block |
US8059706B2 (en) * | 2007-09-24 | 2011-11-15 | Broadcom Corporation | Method and system for transmission and/or reception of signals utilizing a delay circuit and DDFS |
US8160506B2 (en) * | 2007-09-24 | 2012-04-17 | Broadcom Corporation | Method and system for transmission and/or reception of signals up to extremely high frequencies utilizing a delay circuit |
CN100520672C (zh) * | 2007-09-28 | 2009-07-29 | 电子科技大学 | Dds信号发生器幅频特性补偿方法及相应的dds信号发生器 |
US20090138329A1 (en) * | 2007-11-26 | 2009-05-28 | William Paul Wanker | Application of query weights input to an electronic commerce information system to target advertising |
EP2141797A1 (en) * | 2008-07-02 | 2010-01-06 | Nxp B.V. | Circuit with a time to digital converter and phase measuring method |
US8044742B2 (en) | 2009-03-11 | 2011-10-25 | Qualcomm Incorporated | Wideband phase modulator |
US8588720B2 (en) | 2009-12-15 | 2013-11-19 | Qualcomm Incorproated | Signal decimation techniques |
EP2391000B1 (en) * | 2010-05-26 | 2020-07-08 | Integrated Device Technology, Inc. | Digital Signal Generator |
US20120139592A1 (en) * | 2010-12-07 | 2012-06-07 | Qualcomm Incorporated | Method and Apparatus for Frequency Synthesizing |
RU2470458C1 (ru) * | 2011-10-28 | 2012-12-20 | Федеральное государственное унитарное предприятие "Научно-производственное объединение автоматики имени академика Н.А. Семихатова" | Устройство формирования интервалов |
CN103368567B (zh) * | 2012-04-06 | 2016-03-30 | 联咏科技股份有限公司 | 频率合成器 |
US9000858B2 (en) | 2012-04-25 | 2015-04-07 | Qualcomm Incorporated | Ultra-wide band frequency modulator |
US8817184B1 (en) * | 2013-07-12 | 2014-08-26 | Samsung Display Co., Ltd. | Point to multi-point clock-forwarded signaling for large displays |
EP3075078A4 (en) * | 2013-11-28 | 2017-08-02 | Nokia Technologies Oy | Method and apparatus for generating oscillator signals |
CN105337592B (zh) * | 2015-08-28 | 2018-05-01 | 北京航天自动控制研究所 | 一种定周期脉冲周期稳定性监测方法 |
US10250264B2 (en) * | 2016-06-21 | 2019-04-02 | Marvell World Trade Ltd. | Multiplying delay-locked loop using sampling time-to-digital converter |
JP6494888B2 (ja) * | 2016-12-19 | 2019-04-03 | 三菱電機株式会社 | Pll回路 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4241308A (en) * | 1978-12-29 | 1980-12-23 | Alfred Cellier | Digital numerically controlled oscillator |
US4677468A (en) * | 1984-08-13 | 1987-06-30 | Nec Home Electronics Ltd. | Stereoscopic television image-pickup device display device |
EP0203208B1 (de) * | 1985-05-23 | 1988-11-23 | Deutsche ITT Industries GmbH | Frequenzsyntheseschaltung zur Erzeugung eines analogen Signals mit digital in Stufen einstellbarer Frequenz |
US4825109A (en) * | 1986-06-13 | 1989-04-25 | American Home Products Corporation | Digital delay circuit |
US4777385A (en) * | 1987-02-09 | 1988-10-11 | Rca Licensing Corporation | Signal transient improvement circuit |
JP2627758B2 (ja) * | 1987-12-28 | 1997-07-09 | 株式会社アドバンテスト | 信号発生装置 |
JPH0292021A (ja) * | 1988-09-29 | 1990-03-30 | Mitsubishi Rayon Co Ltd | ディジタルpll回路 |
US5097489A (en) * | 1989-05-19 | 1992-03-17 | Tucci Patrick A | Method for incorporating window strobe in a data synchronizer |
US4933890A (en) * | 1989-06-13 | 1990-06-12 | The Charles Stark Draper Laboratory, Inc. | Digital frequency synthesizer |
GB8924203D0 (en) * | 1989-10-27 | 1989-12-13 | Ncr Co | Delay measuring circuit |
FR2709624B1 (fr) * | 1993-08-31 | 1995-11-17 | Sgs Thomson Microelectronics | Synthétiseur de fréquence. |
US5561692A (en) * | 1993-12-09 | 1996-10-01 | Northern Telecom Limited | Clock phase shifting method and apparatus |
DE69423946T2 (de) * | 1993-12-15 | 2001-07-19 | Lucent Technologies Inc., Murray Hill | Frequenzsynthetisierer |
US5493243A (en) * | 1994-01-04 | 1996-02-20 | Level One Communications, Inc. | Digitally controlled first order jitter attentuator using a digital frequency synthesizer |
US5553100A (en) * | 1994-04-01 | 1996-09-03 | National Semiconductor Corporation | Fully digital data separator and frequency multiplier |
US5537069A (en) * | 1995-03-30 | 1996-07-16 | Intel Corporation | Apparatus and method for selecting a tap range in a digital delay line |
-
1998
- 1998-01-21 US US09/010,434 patent/US5977805A/en not_active Expired - Lifetime
-
1999
- 1999-01-14 WO PCT/US1999/000873 patent/WO1999038252A1/en not_active Application Discontinuation
- 1999-01-14 CA CA002284842A patent/CA2284842A1/en not_active Abandoned
- 1999-01-14 KR KR1019997008592A patent/KR20010005533A/ko not_active Application Discontinuation
- 1999-01-14 DE DE69926320T patent/DE69926320T2/de not_active Expired - Lifetime
- 1999-01-14 JP JP53836399A patent/JP2001515695A/ja active Pending
- 1999-01-14 CN CN99800056A patent/CN1127200C/zh not_active Expired - Fee Related
- 1999-01-14 EP EP99902280A patent/EP0988691B1/en not_active Expired - Lifetime
- 1999-01-18 MY MYPI99000204A patent/MY114617A/en unknown
- 1999-01-20 TW TW088100807A patent/TW510084B/zh not_active IP Right Cessation
- 1999-08-30 NO NO994201A patent/NO994201L/no not_active Application Discontinuation
-
2000
- 2000-08-03 HK HK00104860A patent/HK1025685A1/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0988691A4 (en) | 2003-05-07 |
NO994201D0 (no) | 1999-08-30 |
CN1256023A (zh) | 2000-06-07 |
CA2284842A1 (en) | 1999-07-29 |
MY114617A (en) | 2002-11-30 |
TW510084B (en) | 2002-11-11 |
DE69926320T2 (de) | 2006-04-20 |
KR20010005533A (ko) | 2001-01-15 |
EP0988691A1 (en) | 2000-03-29 |
JP2001515695A (ja) | 2001-09-18 |
EP0988691B1 (en) | 2005-07-27 |
WO1999038252A1 (en) | 1999-07-29 |
US5977805A (en) | 1999-11-02 |
DE69926320D1 (de) | 2005-09-01 |
CN1127200C (zh) | 2003-11-05 |
HK1025685A1 (en) | 2000-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NO994201L (no) | Krets for frekvenssyntese | |
US4853653A (en) | Multiple input clock selector | |
US5361290A (en) | Clock generating circuit for use in single chip microcomputer | |
CN1667957B (zh) | 用于可编程逻辑的高度可配置pll体系结构、方法及应用其的电路产品 | |
US5268656A (en) | Programmable clock skew adjustment circuit | |
AU2002306864A1 (en) | An arbitrary waveform synthesizer using a free-running ring oscillator | |
DE60020742D1 (de) | Frequenzteilung/vervielfachung mit minimierung des jitters | |
KR910002118A (ko) | 디글리처(deglicher)를 지닌 높은 해상도용 표본 클록 발생기 | |
US6094076A (en) | Method and apparatus for controlling clock signals | |
US7236040B2 (en) | Method and apparatus for generating multiphase clocks | |
KR960700568A (ko) | 무지터 위상동기루프 주파수합성용 재트리거형 발진기 | |
KR960020007A (ko) | 하이브리드 주파수 합성기 | |
US7242231B2 (en) | Programmable fractional-N clock generators | |
JP2002100985A (ja) | 多段周波数合成器の高解像度周波数調整方法及び装置 | |
ATE362227T1 (de) | Jitterarmes pll-taktrückgewinnungssystem hoher phasenauflösung | |
KR100525079B1 (ko) | 클럭 분주 회로 | |
US5566138A (en) | Counter circuit for controlling the operation of a quartz clock with "one touch" or "fast" electrical resetting of the time | |
US6617904B1 (en) | Electronic circuit with clock generating circuit | |
SU1518865A2 (ru) | Цифровой синтезатор частот | |
KR100278284B1 (ko) | 동기 버스 클록 및 프로그래머블 인터페이스를 이용한 클록 스큐 최소화 방법 및 장치 | |
SU1723655A1 (ru) | Генератор импульсов | |
KR910005647A (ko) | 동기 보상 회로 | |
SU1548866A1 (ru) | Синхронизатор приемной части телевизионной системы | |
JPS6413833A (en) | Frame synchronizing clock generating circuit | |
KR100210856B1 (ko) | 음성 신호 인터페이스 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FC2A | Withdrawal, rejection or dismissal of laid open patent application |