ATE362227T1 - Jitterarmes pll-taktrückgewinnungssystem hoher phasenauflösung - Google Patents
Jitterarmes pll-taktrückgewinnungssystem hoher phasenauflösungInfo
- Publication number
- ATE362227T1 ATE362227T1 AT99965170T AT99965170T ATE362227T1 AT E362227 T1 ATE362227 T1 AT E362227T1 AT 99965170 T AT99965170 T AT 99965170T AT 99965170 T AT99965170 T AT 99965170T AT E362227 T1 ATE362227 T1 AT E362227T1
- Authority
- AT
- Austria
- Prior art keywords
- phase
- vco
- output
- phase resolution
- clock frequency
- Prior art date
Links
- 238000011084 recovery Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11055798P | 1998-12-07 | 1998-12-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE362227T1 true ATE362227T1 (de) | 2007-06-15 |
Family
ID=22333669
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT99965170T ATE362227T1 (de) | 1998-12-07 | 1999-12-07 | Jitterarmes pll-taktrückgewinnungssystem hoher phasenauflösung |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1145440B1 (de) |
AT (1) | ATE362227T1 (de) |
AU (1) | AU3114400A (de) |
DE (1) | DE69936064T2 (de) |
WO (1) | WO2000035094A1 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6934387B1 (en) | 1999-12-17 | 2005-08-23 | Marvell International Ltd. | Method and apparatus for digital near-end echo/near-end crosstalk cancellation with adaptive correlation |
US6816505B1 (en) | 2000-02-09 | 2004-11-09 | Marvell International Ltd. | Chip-to-chip interface for 1000 BASE T gigabit physical layer device |
US6775529B1 (en) | 2000-07-31 | 2004-08-10 | Marvell International Ltd. | Active resistive summer for a transformer hybrid |
USRE41831E1 (en) | 2000-05-23 | 2010-10-19 | Marvell International Ltd. | Class B driver |
US7606547B1 (en) | 2000-07-31 | 2009-10-20 | Marvell International Ltd. | Active resistance summer for a transformer hybrid |
US6577114B1 (en) | 2000-07-31 | 2003-06-10 | Marvell International, Ltd. | Calibration circuit |
US7570657B1 (en) | 2000-12-15 | 2009-08-04 | Marvell International Ltd. | Autonegotiation between 1000Base-X and 1000Base-T |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5068628A (en) * | 1990-11-13 | 1991-11-26 | Level One Communications, Inc. | Digitally controlled timing recovery loop |
US5126691A (en) * | 1991-06-17 | 1992-06-30 | Motorola, Inc. | Variable clock delay circuit |
US5268656A (en) * | 1992-11-05 | 1993-12-07 | At&T Bell Laboratories | Programmable clock skew adjustment circuit |
US5493243A (en) * | 1994-01-04 | 1996-02-20 | Level One Communications, Inc. | Digitally controlled first order jitter attentuator using a digital frequency synthesizer |
-
1999
- 1999-12-07 WO PCT/US1999/029083 patent/WO2000035094A1/en active IP Right Grant
- 1999-12-07 DE DE69936064T patent/DE69936064T2/de not_active Expired - Lifetime
- 1999-12-07 AU AU31144/00A patent/AU3114400A/en not_active Abandoned
- 1999-12-07 AT AT99965170T patent/ATE362227T1/de not_active IP Right Cessation
- 1999-12-07 EP EP99965170A patent/EP1145440B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69936064T2 (de) | 2008-01-10 |
EP1145440A1 (de) | 2001-10-17 |
DE69936064D1 (de) | 2007-06-21 |
AU3114400A (en) | 2000-06-26 |
WO2000035094A1 (en) | 2000-06-15 |
EP1145440B1 (de) | 2007-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7724097B2 (en) | Direct digital synthesizer for reference frequency generation | |
JP3066690B2 (ja) | 位相同期発振回路 | |
US20050030073A1 (en) | Low jitter high phase resolution PLL-based timing recovery system | |
US6049238A (en) | Clock generator and clock generating method capable of varying clock frequency without increasing the number of delay elements | |
US7372340B2 (en) | Precision frequency and phase synthesis with fewer voltage-controlled oscillator stages | |
JP2002033660A (ja) | デジタル制御発信器同調入力をタイムディザリングするシステムおよび方法 | |
AU1094199A (en) | Phase-locked loop and method for automatically locking to a variable input frequency | |
US7157953B1 (en) | Circuit for and method of employing a clock signal | |
KR20110063006A (ko) | 루프지연을 개선한 디지털 위상고정루프 | |
ATE362227T1 (de) | Jitterarmes pll-taktrückgewinnungssystem hoher phasenauflösung | |
US6104326A (en) | Bit synchronization apparatus for recovering high speed NRZ data | |
US6477657B1 (en) | Circuit for I/O clock generation | |
KR940012826A (ko) | 고조파 동기 검출방법 및 장치와 그것을 포함하는 시스템 | |
CN100438361C (zh) | 对同步数字体系设备主备时钟相位进行控制的方法 | |
EP0766404A3 (de) | Taktgenerator mit einer Phasenregelkreisschaltung | |
TW367655B (en) | Symbol timing recovery circuit for a base band communication system having a plurality of channels | |
CA2192881A1 (en) | PLL Circuit and Noise Reduction Means for PLL Circuit | |
WO2009053531A1 (en) | Phase accumulator for digital phase locked loop | |
JP2002100985A (ja) | 多段周波数合成器の高解像度周波数調整方法及び装置 | |
JP3305587B2 (ja) | ディジタル遅延制御クロック発生器及びこのクロック発生器を使用する遅延ロックループ | |
US5870592A (en) | Clock generation apparatus and method for CMOS microprocessors using a differential saw oscillator | |
JP2877185B2 (ja) | クロック発生器 | |
KR100189773B1 (ko) | 디지털 위상 동기 회로 | |
JPS62279713A (ja) | 56KHzクロツク発生回路 | |
Badets et al. | A 100 MHz DDS with synchronous oscillator-based phase interpolator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |